Patents by Inventor Kenichiro Anjo
Kenichiro Anjo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8151089Abstract: A multiplicity of processor elements that are arranged in rows and columns individually execute data processing in accordance with instruction codes that are individually set as data and supply event data as output. A state control unit is composed of a plurality of units that successively switch the instruction codes of the multiplicity of processor elements in accordance with a computer program and the event data, these state control units communicating with each other to realize linked operation as necessary. An event distributing means distributes event data to this plurality of state control units that intercommunicate to realize linked operation, whereby the plurality of state control units can realize linked operation to control a large-scale state transition.Type: GrantFiled: October 29, 2003Date of Patent: April 3, 2012Assignee: Renesas Electronics CorporationInventors: Taro Fujii, Koichiro Furuta, Masato Motomura, Kenichiro Anjo, Yoshikazu Yabe, Toru Awashima, Takao Toi, Noritsugu Nakamura
-
Patent number: 7793092Abstract: Configuration codes for implementing a plurality of circuits having different attributes are generated and stored in a memory for each task executed in a reconfigurable device. When the reconfigurable device is operated, an appropriate circuit to be executed by the reconfigurable device is selected in accordance with an operation state of the system from among a plurality of circuits having different attributes, and the configuration code for implementing the selected circuit is loaded from the memory into the reconfigurable device.Type: GrantFiled: December 27, 2006Date of Patent: September 7, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takao Toi, Tooru Awashima, Hirokazu Kami, Takeshi Inuo, Nobuki Kajihara, Taro Fujii, Kenichiro Anjo, Koichiro Furuta, Masato Motomura
-
Patent number: 7680962Abstract: An array type processor comprises a data path unit to execute processing, and a state management unit to control the state of the data path unit in accordance with a command that specifies processing on the data. An input DMA circuit reads from a memory information and data to be processed including a command corresponding to the data. The input DMA circuit first transfers the command to the state management unit, and then transfers the data to be processed to the data path unit.Type: GrantFiled: December 21, 2005Date of Patent: March 16, 2010Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Katsumi Togawa, Ryoko Sasaki, Taro Fujii, Masato Motomura
-
Patent number: 7650484Abstract: An array-type computer processor including a data path unit communicating with a state control unit obtains data of a predetermined number of cooperative partial instruction codes, and operates with temporarily holding only a predetermined number of data-obtained instruction codes comprising cooperative partial instruction codes corresponding to contexts and operation states for the data path unit and the state control unit, respectively, from an external program memory which stores data of a computer program.Type: GrantFiled: February 3, 2005Date of Patent: January 19, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Patent number: 7647485Abstract: A data processing device for debugging code for a parallel arithmetic device that includes a plurality of data processing circuits arranged in a matrix and that causes, for each operating cycle, successive transitions of operation states in accordance with object code includes: operation execution means for causing the parallel arithmetic device to execute state transitions by means of the object code; device halt means for temporarily halting the state transitions for each operating cycle; a result output means for reading and supplying as output at least a portion of held data, connection relations, and operation commands of the plurality of data processing circuits of the halted parallel arithmetic device; a resume input means for receiving as input a resume command of the state transitions; and an operation resumption means for causing the operation execution means to resume the state transitions upon input of a resume command.Type: GrantFiled: August 27, 2004Date of Patent: January 12, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Hirokazu Kami, Takao Toi, Toru Awashima, Kenichiro Anjo, Koichiro Furuta, Taro Fujii, Masato Motomura
-
Patent number: 7523292Abstract: A multiplicity of processor elements, which both individually execute data processing in accordance with instruction codes that have been set as data and for which mutual connection relations are switch-controlled, are arranged in matrix form, and the instruction codes of this multiplicity of processor elements are successively switched by a state control unit. The state control units are composed of a plurality of units that intercommunicate to realize linked operation, and the multiplicity of processor elements is divided into a number of element areas that corresponds to the number of state control units. The plurality of state control units are arranged for each of the plurality of element areas and are connected to the processor elements, whereby the plurality of state control units can individually control a plurality of small-scale state transitions, or the plurality of state control units can cooperate to control a single large-scale state transition.Type: GrantFiled: October 10, 2003Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventors: Taro Fujii, Koichiro Furuta, Masato Motomura, Kenichiro Anjo, Yoshikazu Yabe, Toru Awashima, Takao Toi, Noritsugu Nakamura
-
Patent number: 7370123Abstract: A descriptor queue composed of descriptors containing input address information that represents an address for storing data to be processed and output address information that represents an address for storing processed data is constructed and stored in a memory. A stream processor for performing a plurality of processes parallel to each other on the data to be processed acquires a descriptor from the memory, reads data to be processed from the memory according to the input address information contained in the descriptor, processes the data, and stores the processed data back into the memory according to the output address information contained in the descriptor.Type: GrantFiled: October 11, 2005Date of Patent: May 6, 2008Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Katsumi Togawa, Ryoko Sasaki
-
Patent number: 7337260Abstract: In a bus connection circuit for connecting buses having different bit widths, number of clock cycles can be reduced, and hardware amount can be reduced. The bus connection circuit connects buses of mutually different bit widths having control lines and data lines connected to a bus master unit and bus slave unit. The control command lines of the buses are connected to a common control command bus to control command information on the buses. The data lines of the buses are connected via a data conversion unit to perform bit width conversion between the buses. An arbitration circuit is provided to perform arbitration of bus right for the buses in response arbitration request. Upon transfer of data between the buses, by obtaining of bus right by sender side bus, write access and rear access between buses is performed.Type: GrantFiled: April 1, 2003Date of Patent: February 26, 2008Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Atsushi Okamura
-
Patent number: 7287146Abstract: An array-type computer processor stops, with a plurality of computer programs held, a state control unit and a data-path unit, upon input of event data for task switching. The array-type computer processor obtains the operation state of the state control unit and the processed data of the data-path unit when stopped, and temporarily holds them for each of a plurality of the computer programs. Upon completion of this, the array-type computer processor reads the operation state and processed data of any other computer program and sets them in the state control unit and data-path unit. Upon completion of this, the array-type computer processor outputs to the state control unit the event data for starting the operation. The state control unit then starts to sequentially transfer the operation state, thereby making it possible to perform the process operations according to a plurality of computer programs in a time-sharing manner.Type: GrantFiled: February 2, 2005Date of Patent: October 23, 2007Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Publication number: 20070150718Abstract: Configuration codes for implementing a plurality of circuits having different attributes are generated and stored in a memory for each task executed in a reconfigurable device. When the reconfigurable device is operated, an appropriate circuit to be executed by the reconfigurable device is selected in accordance with an operation state of the system from among a plurality of circuits having different attributes, and the configuration code for implementing the selected circuit is loaded from the memory into the reconfigurable device.Type: ApplicationFiled: December 27, 2006Publication date: June 28, 2007Applicants: NEC CORPORATION, NEC ELECTRONICS CORPORATIONInventors: Takao Toi, Tooru Awashima, Hirokazu Kami, Takeshi Inuo, Nobuki Kajihara, Taro Fujii, Kenichiro Anjo, Koichiro Furuta, Masato Motomura
-
Publication number: 20070022249Abstract: In an information processing apparatus, a descriptor queue forming unit forms descriptors each including one task command for designating one task program and corresponding to one task data processed by the program, forms descriptor columns each formed by linking at least two of the descriptors including the same task command, and forms descriptor queues each formed by linking the descriptor columns. A memory stores the task data and the descriptor queues. A stream processor sequentially reads the descriptors from the memory in accordance with a structure of the descriptor queues and perform processings upon the task data corresponding to the read descriptors, respectively, using respective ones of the programs indicated by the task commands of the read descriptors, respectively.Type: ApplicationFiled: July 20, 2006Publication date: January 25, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Katsumi Togawa, Kenichiro Anjo, Taro Fujii
-
Patent number: 7167937Abstract: Disclosed is a bus system, which can rapidly perform various operations, that has a configuration wherein master and slave core circuits are connected to a system bus through master and slave I/F circuits. According to the present invention, since master and slave I/F circuits perform part of the processing required for data communication between master and slave core circuits, the processing speed can be increased, while the amount of data to be exchanged by the master and slave I/F circuits and the master and slave core circuits is minimized.Type: GrantFiled: February 28, 2003Date of Patent: January 23, 2007Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Atsushi Okamura
-
Publication number: 20060277545Abstract: In a stream processor, an input direct memory access circuit is adapted to receive a task command and task data in correspondence with a task from an external memory. A processor unit is adapted to receive the task command and the task data from the input direct memory access circuit and perform the task upon the task data in accordance with a task program designated by the task command. A direct memory access controller is adapted to load the task program from the external memory into the processor unit upon receipt of a task program load request from the processor unit.Type: ApplicationFiled: June 2, 2006Publication date: December 7, 2006Applicant: NEC ELECTRONICS CORPORATIONInventors: Katsumi Togawa, Kenichiro Anjo, Taro Fujii
-
Publication number: 20060161696Abstract: An array type processor comprises a data path unit to execute processing, and a state management unit to control the state of the data path unit in accordance with a command that specifies processing on the data. An input DMA circuit reads from a memory information and data to be processed including a command corresponding to the data. The input DMA circuit first transfers the command to the state management unit, and then transfers the data to be processed to the data path unit.Type: ApplicationFiled: December 21, 2005Publication date: July 20, 2006Inventors: Kenichiro Anjo, Katsumi Togawa, Ryoko Sasaki, Taro Fujii, Masato Motomura
-
Patent number: 7076719Abstract: A slave interface is equipped with a register that stores a retry set value SRI that is unique for a slave device and a pseudo random number generator that generates a random number value RN, and when a non-acknowledgement response is sent corresponding to a transmission request REQb from a master device, the slave interface transmits non-acknowledgement response incidental information NAINFb that includes the retry set value SRI and the random number value RN to the master interface 2a. The master interface 2a extracts the retry set value SRI and the random number value RN from the non-acknowledgement response incidental information NAINFb, calculates a retry interval value by adding these, and when the interval time according to the retry interval value has passes, resends the transmission request REQb to the slave device. Since the retry interval time is independently set every time, live-lock may be prevented.Type: GrantFiled: November 27, 2002Date of Patent: July 11, 2006Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Atsushi Okamura
-
Publication number: 20060080479Abstract: A descriptor queue composed of descriptors containing input address information that represents an address for storing data to be processed and output address information that represents an address for storing processed data is constructed and stored in a memory. A stream processor for performing a plurality of processes parallel to each other on the data to be processed acquires a descriptor from the memory, reads data to be processed from the memory according to the input address information contained in the descriptor, processes the data, and stores the processed data back into the memory according to the output address information contained in the descriptor.Type: ApplicationFiled: October 11, 2005Publication date: April 13, 2006Inventors: Kenichiro Anjo, Katsumi Togawa, Ryoko Sasaki
-
Publication number: 20050172103Abstract: An array-type computer processor obtains data of a predetermined number of cooperative partial instruction codes, and operates with temporarily holding only a predetermined number of data-obtained instruction codes, from an external program memory which stores data of a computer program. Every time the operations with the temporarily-held instruction codes are complete, the subsequent instruction codes are data obtained, so that the operation according to a computer program can be performed even if the data volume of the computer program is over the storage capacity.Type: ApplicationFiled: February 3, 2005Publication date: August 4, 2005Inventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Publication number: 20050172102Abstract: An array-type computer processor stops, with a plurality of computer programs held, a state control unit and a data-path unit, upon input of event data for task switching. The array-type computer processor obtains the operation state of the state control unit and the processed data of the data-path unit when stopped, and temporarily holds them for each of a plurality of the computer programs. Upon completion of this, the array-type computer processor reads the operation state and processed data of any other computer program and sets them in the state control unit and data-path unit. Upon completion of this, the array-type computer processor outputs to the state control unit the event data for starting the operation. The state control unit then starts to sequentially transfer the operation state, thereby making it possible to perform the process operations according to a plurality of computer programs in a time-sharing manner.Type: ApplicationFiled: February 2, 2005Publication date: August 4, 2005Inventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Publication number: 20050050233Abstract: When combinations of a plurality of data transmission ports with a plurality of types of transfer IDs are simply registered for each of combinations of a plurality of data reception ports and a plurality of types of transfer IDs beforehand in a map table of a transfer intermediation circuit, transfer data received at a data reception port of the transfer intermediation circuit together with a transfer ID can be transmitted from a predetermined data transmission port to a transfer intermediation circuit or a variable processing circuit at the next stage together with a transfer ID of the next stage, so that data can be reliably transferred among a plurality of variable processing circuits in a simple configuration.Type: ApplicationFiled: August 24, 2004Publication date: March 3, 2005Inventors: Kenichiro Anjo, Masato Motomura
-
Publication number: 20050050522Abstract: A data processing device for debugging code for a parallel arithmetic device that includes a plurality of data processing circuits arranged in a matrix and that causes, for each operating cycle, successive transitions of operation states in accordance with object code includes: operation execution means for causing the parallel arithmetic device to execute state transitions by means of the object code; device halt means for temporarily halting the state transitions for each operating cycle; a result output means for reading and supplying as output at least a portion of held data, connection relations, and operation commands of the plurality of data processing circuits of the halted parallel arithmetic device; a resume input means for receiving as input a resume command of the state transitions; and an operation resumption means for causing the operation execution means to resume the state transitions upon input of a resume command.Type: ApplicationFiled: August 27, 2004Publication date: March 3, 2005Inventors: Hirokazu Kami, Takao Toi, Toru Awashima, Kenichiro Anjo, Koichiro Furuta, Taro Fujii, Masato Motomura