Patents by Inventor Kenji Koda
Kenji Koda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11971487Abstract: An advanced map DB 43 stored on a server device 4 includes pulse type information that is configuration information for detecting a landmark using a LIDAR 2. By sending request information D1 including own vehicle position information, the vehicle mounted device 1 receives response information D2 including pulse type information corresponding to a landmark around the own vehicle position and controls the LIDAR 2 on the basis of the received pulse type information.Type: GrantFiled: February 19, 2016Date of Patent: April 30, 2024Assignee: PIONEER CORPORATIONInventors: Eiji Muramatsu, Yoshinori Abe, Kazutoshi Kitano, Kenji Mito, Takeshi Koda
-
Patent number: 11947360Abstract: A server device 2 stores a distribution map DB 21 including autonomous driving regulatory information Ir for regulating autonomous driving of a vehicle in a predetermined section, and sends map data D1 including the autonomous driving regulatory information Ir to a driving assistance device 1. Then, the driving assistance device 1 receives the map data D1 including the autonomous driving regulatory information Ir and controls the autonomous driving of the vehicle based on the received autonomous driving regulatory information Ir.Type: GrantFiled: December 10, 2021Date of Patent: April 2, 2024Assignees: PIONEER CORPORATION, GEOTECHNOLOGIES, INC.Inventors: Takeshi Koda, Kenji Mito, Kazuhiro Nakao, Makoto Hatano
-
Patent number: 8339850Abstract: The present invention provides a semiconductor device having a nonvolatile memory function capable of shortening an erase time and executing data access efficiently. When, under the control of a command register/control circuit, an erase voltage is applied to an embedded erase gate wiring disposed in a memory cell boundary region, and an electrical charge is transferred between a floating gate and an embedded erase gate to thereby perform an erase operation, a read selection voltage is applied to a memory gate line and an assist gate line during the application of the erase voltage to thereby carry out the reading of data.Type: GrantFiled: April 23, 2010Date of Patent: December 25, 2012Assignee: Renesas Electronics CorporationInventors: Hiroaki Tanizaki, Yuichi Kunori, Tomoshi Futatsuya, Kenji Koda
-
Publication number: 20100290292Abstract: The present invention provides a semiconductor device having a nonvolatile memory function capable of shortening an erase time and executing data access efficiently. When, under the control of a command register/control circuit, an erase voltage is applied to an embedded erase gate wiring disposed in a memory cell boundary region, and an electrical charge is transferred between a floating gate and an embedded erase gate to thereby perform an erase operation, a read selection voltage is applied to a memory gate line and an assist gate line during the application of the erase voltage to thereby carry out the reading of data.Type: ApplicationFiled: April 23, 2010Publication date: November 18, 2010Inventors: Hiroaki TANIZAKI, Yuichi Kunori, Tomoshi Futatsuya, Kenji Koda
-
Patent number: 7428174Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cells simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cells.Type: GrantFiled: April 17, 2007Date of Patent: September 23, 2008Assignee: Renesas Technology Corp.Inventors: Yasuhiko Taito, Naoki Otani, Kayoko Omoto, Kenji Koda
-
Patent number: 7414912Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cells simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cells.Type: GrantFiled: June 21, 2007Date of Patent: August 19, 2008Assignee: Renesas Technology Corp.Inventors: Yasuhiko Taito, Naoki Otani, Kayoko Omoto, Kenji Koda
-
Publication number: 20070242521Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cells simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cells.Type: ApplicationFiled: June 21, 2007Publication date: October 18, 2007Applicant: RENESAS TECHNOLOGY CORP.Inventors: Yasuhiko Taito, Naoki Otani, Kayoko Omoto, Kenji Koda
-
Publication number: 20070189078Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cell simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cellsType: ApplicationFiled: April 17, 2007Publication date: August 16, 2007Applicant: RENESAS TECHNOLOGY CORP.Inventors: Yasuhiko TAITO, Naoki OTANI, Kayoko OMOTO, Kenji KODA
-
Patent number: 7251165Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cells simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cells.Type: GrantFiled: September 1, 2004Date of Patent: July 31, 2007Assignee: Renesas Technology Corp.Inventors: Yasuhiko Taito, Naoki Otani, Kayoko Omoto, Kenji Koda
-
Publication number: 20050057972Abstract: A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for each memory cell, and adjusts threshold voltage of each of the read memory cells to a predetermined value, and a readout control unit that, when performing a read operation, selects at least two read memory cells simultaneously from among the read memory cells to which the erase/write control unit stored the same data, and senses total memory current for the at least two read memory cells.Type: ApplicationFiled: September 1, 2004Publication date: March 17, 2005Applicant: Renesas Technology Corp.Inventors: Yasuhiko Taito, Naoki Otani, Kayoko Omoto, Kenji Koda
-
Patent number: 5811862Abstract: A semiconductor device having a multi-value memory including an offset ROM and a manufacturing method thereof can be obtained which allows accurate formation of a source/drain region and an offset region. In this semiconductor device, an offset source/drain region is provided so that a side end portion thereof is positioned substantially in flush with a lower end of an external surface of a sidewall insulating film placed on a side surface of a first gate electrode. Consequently, the offset source/drain region can be formed easily in a self-aligned manner by ion implantation using the sidewall insulating film as a mask, thereby forming the offset region accurately in a self-aligned manner.Type: GrantFiled: October 28, 1997Date of Patent: September 22, 1998Assignees: Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Electric Semiconductor Software CorporationInventors: Akira Okugaki, Shinichi Mori, Kenji Koda, Hiromi Sadaie