Patents by Inventor Kenneth Anthony Lauricella
Kenneth Anthony Lauricella has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9286129Abstract: A system and method of terminating processing requests dispatched to a coprocessor hardware accelerator in a multi-processor computer system based on matching various fields in the request made to the coprocessor to identify the process to be terminated. A kill command is initiated by a write operation to a coprocessor block kill register and has match enable and value for each field in the coprocessor request to be terminated. Enabled fields may have one or more values associated with a single request or multiple requests for the same coprocessor. At least one match enable must be set to initiate a kill request. A process kill active signal prevents other coprocessor jobs from moving between operational stages in the coprocessor hardware accelerator. Processing jobs that are idle or do not match the fields with match enables set signal done with no match and continue processing. Processing jobs that do match the fields with match enables set are terminated and signal done with match.Type: GrantFiled: May 8, 2013Date of Patent: March 15, 2016Assignee: International Business Machines CorporationInventors: Brian Mitchell Bass, Bartholomew Blaner, Jay Gerald Heaslip, Robert Dov Herzl, Kenneth Anthony Lauricella, Ross Boyd Leavens
-
Patent number: 9251108Abstract: A structure and method of allocating read buffers among multiple bus agents requesting read access in a multi-processor computer system. The number of outstanding reads a requestor may have based on the current function it is executing is dynamically limited, instead of based on local buffer space available or a fixed allocation, which improves the overall bandwidth of the requestors sharing the buffers. A requesting bus agent may control when read data may be returned from shared buffers to minimize the amount of local buffer space allocated for each requesting agent, while maintaining high bandwidth output for local buffers. Requests can be made for virtual buffers by oversubscribing the physical buffers and controlling the return of read data to the buffers.Type: GrantFiled: November 5, 2012Date of Patent: February 2, 2016Assignee: International Business Machines CorporationInventors: Brian Mitchell Bass, Kenneth Anthony Lauricella
-
Publication number: 20140129749Abstract: A structure and method of allocating read buffers among multiple bus agents requesting read access in a multi-processor computer system. The number of outstanding reads a requestor may have based on the current function it is executing is dynamically limited, instead of based on local buffer space available or a fixed allocation, which improves the overall bandwidth of the requestors sharing the buffers. A requesting bus agent may control when read data may be returned from shared buffers to minimize the amount of local buffer space allocated for each requesting agent, while maintaining high bandwidth output for local buffers. Requests can be made for virtual buffers by oversubscribing the physical buffers and controlling the return of read data to the buffers.Type: ApplicationFiled: November 5, 2012Publication date: May 8, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian Mitchell Bass, Kenneth Anthony Lauricella
-
Publication number: 20130304990Abstract: Selective cache injection of write data generated or used by a coprocessor hardware accelerator in a multi-core processor system having a hierarchical bus architecture to facilitate transfer of address and data between multiple agents coupled to the bus. A bridge device maintains configuration settings for cache injection of write data and includes a set of n shared write data buffers used for write requests to memory. Each coprocessor hardware accelerator has m local write data cacheline buffers holding different types of write data. For write data produced by a coprocessor hardware accelerator, cache injection is accomplished based on configuration settings in a DMA channel dedicated to the coprocessor and a bridge controller. The access history of cache injected data for a particular processing thread or data flow is also tracked to determine whether to down grade or maintain a request for cache injection.Type: ApplicationFiled: May 8, 2012Publication date: November 14, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian Mitchell BASS, Kenneth Anthony LAURICELLA, Ross Boyd LEAVENS
-
Patent number: 7787577Abstract: In a first aspect of the invention, a first method is provided for aligning signals from a first receiver located in a first clock domain to a second receiver located in a second clock domain. The first method includes the steps of creating a programmable delay element between the first and second receivers, and selectively adding delay via the programmable delay element to the signals until the signals are aligned. Numerous other aspects are provided.Type: GrantFiled: January 14, 2008Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Seetharam Gundurao, Kenneth Anthony Lauricella, Clarence Rosser Ogilvie, Nishant Sharma, Richard N. Wilson
-
Patent number: 7480888Abstract: A design structure embodied in a machine-readable medium is disclosed in one embodiment of the invention as including a flexible logic block to facilitate engineering changes at selected locations within an IC. The flexible logic block has a consistent and identifiable structure such that a simple automated process may be used to reconfigure the structure to perform different logical operations. In certain embodiments, the flexible logic block includes a circuit, such as a multiplexer, having multiple inputs and at least one output. A metal interconnect structure is coupled to the inputs and enables connection of each of the inputs to one of several electrical potentials using a focused-ion-beam (FIB) tool. In this way, the circuit may be configured to perform different logical operations after components in the IC exist in hardware.Type: GrantFiled: May 21, 2008Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventors: Clarence Rosser Ogilvie, Charles B. Winn, David Wills Milton, Kenneth Anthony Lauricella, Nitin Sharma, Paul Mark Schanely, Robert Dov Herzl, Robert Spencer Horton, Tad Jeffrey Wilder, Douglas P. Nadeau
-
Patent number: 6157981Abstract: A memory and memory architecture for use by a processor executing real time code and a system on a chip including the processor and memory containing the code. An effective address is maintained in a cache directory. In the preferred embodiment memory, individual functions are loaded into physical memory at permanently selected locations and selected by the effective address in the cache directory. By preselecting task storage locations, system performance may be tuned or optimized to assure predictable performance or task execution.Type: GrantFiled: May 27, 1998Date of Patent: December 5, 2000Assignee: International Business Machines CorporationInventors: Bartholomew Blaner, Henry Harvey Burkhart, Robert Dov Herzl, Kenneth Anthony Lauricella, Clarence Rosser Ogilvie, Arnold Steven Tran