Patents by Inventor Kenneth Goodnow
Kenneth Goodnow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080278195Abstract: A computer system is disclosed which includes a design structure including a CPU or microprocessor to drive tightly constrained hardware events. The system comprises a processor having a set of system inputs to drive a functionally programmable event, and a fast branch in the CPU including a state handler to execute instructions from the CPU to process the event. A queue in the CPU stores the events such that the non-pre-empted events are serviced in the order they are received.Type: ApplicationFiled: May 9, 2008Publication date: November 13, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kenneth Goodnow, Todd Edwin Leonard, Jason M. Norman, Clarence Ross Ogilvie, Peter Sandon, Charles Woodruff
-
Publication number: 20080030226Abstract: A field programmable gate array (FPGA) device including a non-non-programming-based default power-on electronic configuration. The non-non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving precious processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronized set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: ApplicationFiled: October 10, 2007Publication date: February 7, 2008Inventors: Kenneth Goodnow, Clarence Ogilvie, Christopher Reynolds, Jack Smith, Sebastian Ventrone, Keith Williams
-
Publication number: 20080024197Abstract: A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches.Type: ApplicationFiled: August 29, 2007Publication date: January 31, 2008Inventors: Kerry Bernstein, Kenneth Goodnow, Clarence Ogilvie, Keith Williams, Sebastian Ventrone
-
Publication number: 20070278582Abstract: A voltage divider device includes a double gate field effect transistor (FET) having a first gate and a second gate disposed at opposite sides of a body region. An input voltage is coupled between the first and second gates, and an output voltage is taken from at least one of a source of the FET and a drain of the FET, wherein the output voltage represents a divided voltage with respect to the input voltage.Type: ApplicationFiled: August 20, 2007Publication date: December 6, 2007Applicant: INTERNATIONAL BUSINESS MACHINE CORPORATIONInventors: Kenneth Goodnow, Joseph Iadanza, Edward Nowak, Douglas Stout
-
Publication number: 20070258305Abstract: A system, method and program product for determining a relative amount of usage of a data retaining device are disclosed. A charge storing device is coupled to a data retaining device in a manner that a use of the data retaining device triggers a charging of the charge storing device. In a period that the data retaining device idles, charges in the charge storing device decay due to natural means. As such, a potential of the charge storing device may be used to indicate an amount of usage of the data retaining device. A comparison of the potentials of two charge storing devices coupled one-to-one to two data retaining devices may be used as a basis to determine a relative amount of usage of each of the two data retaining devices comparing to the other.Type: ApplicationFiled: April 13, 2006Publication date: November 8, 2007Inventors: Kerry Bernstein, Kenneth Goodnow, Clarence Ogilvie, Sebastian Ventrone, Keith Williams
-
Publication number: 20070252641Abstract: A voltage divider device includes a double gate field effect transistor (FET) having a first gate and a second gate disposed at opposite sides of a body region. An input voltage is coupled between the first and second gates, and an output voltage is taken from at least one of a source of the FET and a drain of the FET, wherein the output voltage represents a divided voltage with respect to the input voltage.Type: ApplicationFiled: April 28, 2006Publication date: November 1, 2007Inventors: Kenneth Goodnow, Joseph Iadanza, Edward Nowak, Douglas Stout
-
Publication number: 20070245290Abstract: Disclosed are embodiments of a manufacturing method that establishes a library of pre-made and pre-qualified masks for patterning different blocks of circuitry that meet established performance and timing requirements. The embodiments of the method use stepped exposures of multiple masks, including at least one mask selected from this library, to pattern a chip design onto a silicon wafer, where the chip design is made up of two or more interconnected blocks of circuitry. Consequently, for a given integrated circuit design, pre-made/pre-qualified mask(s) can be selected from the library to pattern one, some or all blocks of circuitry for the design. Optionally, additional masks can be specially made and qualified to pattern other block(s) of circuitry (e.g., application specific logic) within the design. The blocks of circuitry patterned in this manner can be electrically connected via generic or customized interfaces in order to complete the chip design.Type: ApplicationFiled: April 13, 2006Publication date: October 18, 2007Inventors: Serafino Bueti, Kenneth Goodnow, Gregory Mann, Jason Norman
-
Publication number: 20070242507Abstract: A system, method and program product for determining a history state of data in a data retaining device are disclosed. A state of a partially-depleted silicon-on-insulator (PD SOI) device coupled to a data retaining device is measured to indicate a body voltage of the PD SOI device. The body voltage of the PD SOI device may indicate, among others, how long the PD SOI device has been idling, which indirectly indicates how long data in the data retaining device has not been accessed. As such, the current invention may be used efficiently with, e.g., a cache replacement algorithm in a management of the data retaining device.Type: ApplicationFiled: April 12, 2006Publication date: October 18, 2007Inventors: Kerry Bernstein, Kenneth Goodnow, Clearence Ogilvis, Sebastian Ventrone, Kelth Williams
-
Publication number: 20070228830Abstract: A method of reducing static power consumption in a low power electronic device. The electronic device including one or more power islands, each power island including: a local storage capacitor coupling a local power grid to a local ground grid; and a functional circuit connected between the local power grid and the local ground grid; a global storage capacitor coupling a global power grid to a global ground grid, each local ground grid connected to the global ground grid; one or more switches, each switch selectively connecting the global power grid to a single and different corresponding local power grid; and a power dispatch unit adapted to open and close the one or more switches.Type: ApplicationFiled: March 31, 2006Publication date: October 4, 2007Inventors: Kerry Bernstein, Kenneth Goodnow, Clarence Ogilvie, Keith Williams, Sebastian Ventrone
-
Publication number: 20070198808Abstract: A system, method and program product for retaining a logic state of a processor pipeline architecture are disclosed. A comparator is positioned between two stages of the processor pipeline architecture. A storage capacitor is coupled between a storage node of the comparator and a ground to store an output of the early one of the two stages. A reference logic is provided, which has the same value as the output of the early stage. A logic storing and dividing device is coupled between the reference logic and a reference node of the comparator to generate a logic at the reference node, which is a fraction of the reference logic, and to retain a logic state of the information stored on the storage capacitor. Further mechanisms are provided to determine validity of data stored in the logic storing and dividing device.Type: ApplicationFiled: February 20, 2006Publication date: August 23, 2007Inventors: Kerry Bernstein, Kenneth Goodnow, Clarence Ogilvie, Christopher Reynolds, Sebastian Ventrone, Keith Williams
-
Publication number: 20070168759Abstract: Disclosed are embodiments of a method and an associated first system for extending product life of a second system in the presence of phenomena that cause the exhibition of both performance degradation and recovery properties within system devices. The first system includes duplicate devices incorporated into the second system (e.g., on a shared bus). These duplicate devices are adapted to independently perform the same function within that second system. Reference signal generators, a reference signal comparator, a power controller and a state machine, working in combination, can be adapted to seamlessly switch performance of that same function within the second system between the duplicate devices based on a measurement of performance degradation to allow for device recovery. A predetermined policy accessible by the state machine dictates when and whether or not to initiate a switch.Type: ApplicationFiled: November 30, 2005Publication date: July 19, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kenneth Goodnow, Oscar Strohacker, Mark Styduhar, Peter Twombly, Andrew Wienick, Paul Zuchowski, Stephen Shuma
-
Publication number: 20070162792Abstract: A method for increasing the manufacturing yield of field programmable gate arrays (FPGAS) or other programmable logic devices (PLDs). An FPGA or other PLD is formed in several sections, each of the sections having its own power bus and input/output connections. Each section of the FPGA or other PLD is tested to identify defects in the FPGA or other PLD. The FPGA or other PLD is sorted according to whether the section has an acceptable number of defects. An assigned unique number for the FPGA or other PLD chip or part identifies it as partially good. Software for execution and configuring the FPGA or other PLD may use the unique number for programming only the identified functional sections of the FPGA or other PLD. The result is an increase in yield as partially good FPGAs or other PLDs may still be utilized.Type: ApplicationFiled: January 12, 2006Publication date: July 12, 2007Inventors: Kenneth Goodnow, Clarence Ogilvie, Christopher Reynolds, Sebastian Ventrone, Paul Zuchowski
-
Publication number: 20070075736Abstract: A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: ApplicationFiled: March 9, 2006Publication date: April 5, 2007Inventors: Kenneth Goodnow, Clarence Ogilvie, Christopher Reynolds, Jack Smith, Sebastian Ventrone, Keith Williams
-
Publication number: 20070075733Abstract: A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kenneth Goodnow, Clarence Ogilvie, Christopher Reynolds, Jack Smith, Sebastian Ventrone, Keith Williams
-
METHOD AND APPARATUS FOR MONITORING INTEGRATED CIRCUIT TEMPERATURE THROUGH DETERMINISTIC PATH DELAYS
Publication number: 20070005290Abstract: An apparatus for monitoring the temperature of an integrated circuit device includes a conductive wiring pattern formed on the integrated circuit device, extending into areas of the device to be monitored. A deterministic signal source is configured to generate a deterministic signal along the conductive wiring pattern, with one or more return paths tapped from selected locations along the pattern. A temperature change determination circuit is coupled to the one or more return paths and to a reference signal taken from the deterministic signal source. The circuit is configured to determine a delay between the reference signal and a delay signal traveling through at least a portion of the wiring pattern and a corresponding one of the return paths.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Serafino Bueti, Adam Courchesne, Kenneth Goodnow, Jason Norman, Stanley Stanski, Scott Vento -
Publication number: 20070006108Abstract: An integrated circuit (IC) architecture includes a library of intellectual property (IP) cores configured to provide a plurality of individual circuit functions. The IP cores arranged in a manner compatible with a customized, functional selection of individual ones of the IP cores, wherein individually selected cores are accessible through a communication structure included within the library.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Serafino Bueti, Adam Courchesne, Kenneth Goodnow, Gregory Mann, Stanley Stanski
-
Publication number: 20060262779Abstract: A method and apparatus for providing communication between various cores located in an integrated circuit. The method and apparatus uses Hubs/Routers to facilitate and manage communication of data from/between the cores according to a specified methodology.Type: ApplicationFiled: May 18, 2005Publication date: November 23, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Adam Courchesne, Kenneth Goodnow, W. Harding, David Milton, Jason Norman, Clarence Ogilvie, Jason Rotella, Paul Schanely, Sebastian Ventrone
-
Publication number: 20060242524Abstract: A system and method for verifying system-on-chip interconnect includes a first linear feedback shift register coupled to an output interface of a first system-on-chip component, a second linear feedback shift register instantiated in a second system-on-chip component, and a comparator coupled to the second linear feedback shift register and the input interface of the second system-on-chip. Another method for verifying includes generating a pseudo-random number sequence with the first linear feedback shift register and the second linear feedback shift register using an identical first initial state, and comparing an output of the first linear feedback shift register with an output of the second linear feedback shift register and reporting a miss-compare.Type: ApplicationFiled: February 17, 2005Publication date: October 26, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Serafino Bueti, Adam Courchesne, Kenneth Goodnow, Gregory Mann, Jason Norman, Stanley Stanski, Scott Vento
-
Publication number: 20060189294Abstract: A communication system for transmitting data between cores embedded in an integrated circuit on a silicon chip. Communication system includes transmitter circuitry for wirelessly transmitting data between cores and receiver circuitry for wirelessly receiving the transmission of data from other cores. Both transmitter circuitry and receiver circuitry may include of a phase-locked loop circuit having a voltage-controlled oscillator. Each core may transmit and receive data on a unique frequency with respect to other cores embedded in an integrated circuit on a silicon chip or transmit and receive data on the same frequency as other cores embedded in an integrated circuit on a silicon chip. Groups of cores may share transmitter and receiver circuitry.Type: ApplicationFiled: April 24, 2006Publication date: August 24, 2006Applicant: International Business Machines CorporationInventors: Kenneth Goodnow, Riyon Harding, Charles Masenas, Jason Norman, Sebastian Ventrone
-
Publication number: 20060190744Abstract: An integrated circuit has a power grid and a set of independently switchable voltage islands, together with a system and method for measuring the voltage and history of the voltage on the power grid to determine the correct time to allow a large capacitive load (such as a voltage island) to be switched on to or off the power grid.Type: ApplicationFiled: February 22, 2005Publication date: August 24, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rafael Blanco, John Cohn, Kenneth Goodnow, Douglas Stout, Sebastian Ventrone