Patents by Inventor Kenneth W. Paist
Kenneth W. Paist has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8407511Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: GrantFiled: August 28, 2008Date of Patent: March 26, 2013Assignee: Agere Systems LLCInventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Patent number: 8369470Abstract: Methods and apparatus are provided for adapting one or more equalization parameters in a communications system by reducing group delay spread. According to one aspect of the invention, one or more equalization parameters in a communications system are adapted by detecting one or more predefined run length patterns in a received signal, such as a plurality of consecutive same-valued bits; evaluating a transition latch value for each of the detected predefined run length patterns, wherein the transition latch value provides an indication of whether the received signal is under-equalized or over-equalized; and adjusting the one or more equalization parameters of the communications system based on the evaluation of the transition latch value. The adjusted equalization parameters may be employed to equalize intersymbol interference. A data eye monitor can be employed to evaluate the transition latch value.Type: GrantFiled: November 25, 2008Date of Patent: February 5, 2013Assignee: Agere Systems, LLCInventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith
-
Patent number: 8284882Abstract: Methods and apparatus are provided for CDR and equalization update qualification. A block of received data comprising a plurality of multiple tone patterns is processed. Equalization adaptation and/or updates to a timing recovery process can be selectively disabled if one or more of the multiple tone patterns exceed a corresponding predefined threshold.Type: GrantFiled: June 25, 2009Date of Patent: October 9, 2012Assignee: LSI CorporationInventors: Gregory A. Kleese, Mohammad S. Mobin, Kenneth W. Paist
-
Publication number: 20100329324Abstract: Methods and apparatus are provided for CDR and equalization update qualification. A block of received data comprising a plurality of multiple tone patterns is processed. Equalization adaptation and/or updates to a timing recovery process can be selectively disabled if one or more of the multiple tone patterns exceed a corresponding predefined threshold.Type: ApplicationFiled: June 25, 2009Publication date: December 30, 2010Inventors: Gregory A. Kleese, Mohammad S. Mobin, Kenneth W. Paist
-
Patent number: 7844021Abstract: Methods and apparatus are provided for clock skew calibration in a clock and data recovery system. One aspect of the invention compensates for skew among a plurality of clocks in a clock and data recovery system. The clocks are applied to a plurality of latches to sample an incoming signal. A reference signal, such as a Nyquist signal, is applied to a data input of each of the latches. Statistics of “early” and “late” corrections applied to at least one of the clocks by a bang-bang phase detector in the clock and data recovery system are evaluated and a delay of a clock buffer associated with the at least one clock is adjusted to obtain approximately a 50% early-to-late ratio for the at least one clock. The clock and data recovery system ensures that the early-to-late ratio for the sum of the plurality of clocks is approximately 50%.Type: GrantFiled: September 28, 2006Date of Patent: November 30, 2010Assignee: Agere Systems Inc.Inventors: Tom Gibbons, Kenneth W. Paist, Mark Trafford, William B. Wilson
-
Publication number: 20100128828Abstract: Methods and apparatus are provided for adapting one or more equalization parameters in a communications system by reducing group delay spread. According to one aspect of the invention, one or more equalization parameters in a communications system are adapted by detecting one or more predefined run length patterns in a received signal, such as a plurality of consecutive same-valued bits; evaluating a transition latch value for each of the detected predefined run length patterns, wherein the transition latch value provides an indication of whether the received signal is under-equalized or over-equalized; and adjusting the one or more equalization parameters of the communications system based on the evaluation of the transition latch value. The adjusted equalization parameters may be employed to equalize intersymbol interference. A data eye monitor can be employed to evaluate the transition latch value.Type: ApplicationFiled: November 25, 2008Publication date: May 27, 2010Inventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith
-
Patent number: 7710170Abstract: Various embodiments of the present invention provide systems and circuits for clock signal generation. For example, various embodiments of the present invention provide semiconductor devices that include a power source and a phase lock loop circuit. The power source provides a supply voltage to the phase lock loop circuit. The phase lock loop circuit includes and on-chip control voltage source and a voltage controlled oscillator. The on-chip control voltage source is capable of producing a control voltage that varies between a minimum voltage and a maximum voltage. The voltage controlled oscillator receives the control voltage and provides a clock signal with a frequency corresponding to the control voltage. The maximum voltage is greater than the supply voltage. For example, in some embodiments of the present invention, the maximum voltage is more than double the supply voltage. As another example, in some embodiments of the present invention, the maximum voltage is more than six times the supply voltage.Type: GrantFiled: October 30, 2007Date of Patent: May 4, 2010Assignee: Agere Systems Inc.Inventors: Roger A. Fratti, William B. Wilson, Kenneth W. Paist
-
Publication number: 20100054383Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Inventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Publication number: 20090108890Abstract: Various embodiments of the present invention provide systems and circuits for clock signal generation. For example, various embodiments of the present invention provide semiconductor devices that include a power source and a phase lock loop circuit. The power source provides a supply voltage to the phase lock loop circuit. The phase lock loop circuit includes and on-chip control voltage source and a voltage controlled oscillator. The on-chip control voltage source is capable of producing a control voltage that varies between a minimum voltage and a maximum voltage. The voltage controlled oscillator receives the control voltage and provides a clock signal with a frequency corresponding to the control voltage. The maximum voltage is greater than the supply voltage. For example, in some embodiments of the present invention, the maximum voltage is more than double the supply voltage. As another example, in some embodiments of the present invention, the maximum voltage is more than six times the supply voltage.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Roger A. Fratti, William B. Wilson, Kenneth W. Paist
-
Publication number: 20080080649Abstract: Methods and apparatus are provided for clock skew calibration in a clock and data recovery system. One aspect of the invention compensates for skew among a plurality of clocks in a clock and data recovery system. The clocks are applied to a plurality of latches to sample an incoming signal. A reference signal, such as a Nyquist signal, is applied to a data input of each of the latches. Statistics of “early” and “late” corrections applied to at least one of the clocks by a bang-bang phase detector in the clock and data recovery system are evaluated and a delay of a clock buffer associated with the at least one clock is adjusted to obtain approximately a 50% early-to-late ratio for the at least one clock. The clock and data recovery system ensures that the early-to-late ratio for the sum of the plurality of clocks is approximately 50%.Type: ApplicationFiled: September 28, 2006Publication date: April 3, 2008Inventors: Tom Gibbons, Kenneth W. Paist, Mark Trafford, William B. Wilson
-
Publication number: 20070286266Abstract: An apparatus for transmitting and receiving data via a transmission medium. The apparatus includes a local receiver and a local transmitter. The local receiver receives an incoming data signal transmitted through the transmission medium by a remote transmitter and derives from the incoming data signal one or more processing parameters corresponding to one or more characteristics of the transmission medium. The local transmitter receives the one or more processing parameters from the local receiver, generates an outgoing data signal using the one or more processing parameters, and transmits the outgoing data signal through the transmission medium.Type: ApplicationFiled: June 12, 2006Publication date: December 13, 2007Inventors: Kenneth W. Paist, Andy Turudic
-
Patent number: 6919744Abstract: Frequency spectrum spreading of a timing recovery circuit, such as a PLL, is controlled by periodically calculating each value for a divisor, M, of a fractional divider in the feedback path of the PLL. The fractional divider divides the output signal of a voltage-controlled oscillator (VCO) of the PLL by the divisor, M, and the value for divisor, M, is periodically updated based on a spreading profile. The output of the fractional divider and a reference clock signal are provided to a phase detector of the PLL so as to cause the PLL to slew the output frequency of the PLL in accordance with the spreading profile.Type: GrantFiled: August 20, 2003Date of Patent: July 19, 2005Assignee: Agere Systems Inc.Inventors: Kenneth W. Paist, Parag D. Parikh
-
Patent number: 5056783Abstract: A sports implement swing analyzer. The present invention comprises an implement having means for supporting acceleration measurement means; acceleration measurement means for measuring the acceleration of said implement through a swing for outputting a signal characteristic of said acceleration; means for transmitting said acceleration signal to a processing means; means responsive to said transmitting means for processing said acceleration signal according to a prestored algorithm and for translating said signal into an output characteristic of swing performance; and means for displaying said output characteristic of swing performance.Type: GrantFiled: October 18, 1989Date of Patent: October 15, 1991Assignee: Batronics, Inc.Inventors: Robert R. Matcovich, Thomas J. Matcovich, John J. Matcovich, Kenneth W. Paist
-
Patent number: 5025253Abstract: An apparatus and method for monitoring the status of a multiple part vehicle. An apparatus according to the invention comprises a tag for placement on a second part of the vehicle. The tag communicates a unique ID code to an interface unit on the first part of the vehicle. The interface unit detects the presence of a valid ID code, and in response, provides an indication that the second part of the vehicle is connected. A transmitter provides data indicative of the connect/disconnect status of the vehicle to a central station. Vehicle position data may also be provided to the central station.Type: GrantFiled: October 3, 1989Date of Patent: June 18, 1991Assignee: Secura CorporationInventors: Joseph V. DiLullo, Stephan C. Schifter, Michael Negin, Kenneth W. Paist
-
Patent number: 4897642Abstract: Apparatus and method for monitoring the status of a multiple part vehicle are disclosed. Apparatus according to the invention comprises a tag on a second part of the vehicle which impresses a unique ID code of the vehicle's existing electrical system. An interface unit in a first part of the vehicle detects the presence of a valid ID code on the vehicle's electrical system and in response provides an indication that the second part of the vehicle is connected. A mobile satellite transmitter provides data indicative of the status of the vehicle to an earth station via a satellite. Vehicle position data is also provided to the earth station with each transmission.Type: GrantFiled: October 14, 1988Date of Patent: January 30, 1990Assignee: Secura CorporationInventors: Joseph V. DiLullo, Stephan C. Schifter, Michael Negin, Kenneth W. Paist