Patents by Inventor Kenny Wu
Kenny Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11995010Abstract: Systems and methods relate to a bus adapter for a storage network. The bus adaptor includes a context memory comprising a first storage for uncacheable exchange resource indicators (XRI) and a second storage for cacheable XRI. The bus adapter also includes a host backing store unit configured to provide access to the different tier memories present locally or externally in the host memory extension using several caching sub-units and with the capability of an optional pinning operation for the cacheable XRI based upon at least one of input/output phase, first in line up to a limit, a region of a virtual context address associated with the cacheable XRI indicators, a protocol associated with the cacheable XRI, a size of a transaction, or work queue information.Type: GrantFiled: April 16, 2021Date of Patent: May 28, 2024Assignee: Avago Technologies International Sales Pte. LimitedInventors: Marc Pegolotti, Kenny Wu, Ravi Shenoy, Gregorio Gervasio, Jr., Lalit Chhabra, Mark Karnowski, James Winston Smart, Vuong Cao Nguyen
-
Publication number: 20240155174Abstract: In one aspect, a method includes receiving video content comprising a first data portion comprising parameters that control a visual appearance of frames of video content presented by a content-presentation device. The content-presentation device is communicatively coupled to a light unit that is (i) present in a viewing area of the content-presentation device and (ii) configured to provide ambient light in the viewing area. The method also includes extracting, from the received video content, a second data portion, separate from the first data portion, specifying one or more light control parameters that a controller associated with the light unit is configured to interpret as instructions for controlling the light unit. The method also includes transmitting the extracted second data portion to the controller to facilitate the controller controlling the light unit according to the specified one or more light control parameters.Type: ApplicationFiled: May 17, 2023Publication date: May 9, 2024Inventors: Hugo du Plooy, Kenny Wu, Erwin Bellers, Sunil Ramesh, Michael Cutter
-
Patent number: 11945998Abstract: Processes and systems for making recycle content hydrocarbons, including olefins, from recycled waste material. Recycle waste material may be pyrolyzed to form recycle content pyrolysis oil composition (r-pyoil), at least a portion of which may then be cracked to form a recycle content olefin composition (r-olefin). In some cases, the pyrolysis and cracking may be carried out in different sections of the same furnace, or in different furnaces in the same cracker facility. Pyrolysis conducted in a furnace may or may not require retrofitting a furnace previously used to crack alkanes to form olefins.Type: GrantFiled: October 29, 2020Date of Patent: April 2, 2024Assignee: Eastman Chemical CompanyInventors: Daryl Bitting, Kenny Randolph Parker, Michael Gary Polasek, David Eugene Slivensky, Xianchun Wu
-
Patent number: 11946000Abstract: A hydrocarbon cracker stream is combined with recycle content pyrolysis oil to form a combined cracker stream and the combined cracker stream is cracked in a cracker furnace to provide an olefin-containing effluent. The r-pyoil can be fed to the cracker feed. More specifically the-pyoil is present in said feedstock in an amount of not more than 20% by weight, based on the total weight of the feedstock.Type: GrantFiled: May 22, 2020Date of Patent: April 2, 2024Assignee: Eastman Chemical CompanyInventors: Daryl Bitting, Kenny Randolph Parker, Michael Gary Polasek, David Eugene Slivensky, Xianchun Wu, Jerome Leonard Stavinoha, Jr.
-
Patent number: 11939534Abstract: A composition having a recycle content value is obtained by reacting a recycle content feedstock to make a recycle content alpha olefin or by deducting from a recycle inventory a recycle content value applied to an alpha olefin composition. At least a portion of the recycle content value in the feedstock or in an allotment obtained by an alpha olefin manufacturer has its origin in recycled waste and/or pyrolysis of recycled waste and/or in thermal steam cracking of recycle content pyoil.Type: GrantFiled: November 6, 2020Date of Patent: March 26, 2024Assignee: Eastman Chemical CompanyInventors: David Eugene Slivensky, Daryl Bitting, Kenny Randolph Parker, Michael Gary Polasek, William Lewis Trapp, Xianchun Wu
-
Patent number: 11750522Abstract: Systems and methods of communicating in a network use rate limiting. Rate limiting units (either receive side or transmit side) can perform rate limiting in response to a) a maximum number of bytes that can be solicited over a first period of time is exceeded, b) a maximum number of bytes that are outstanding over a second period of time is exceeded; or c) a maximum number of commands that are outstanding over a period of time is exceeded as part of CMD_RXRL. The CMD_RXRL can have three components (a) max bytes, b) outstanding bytes, c) outstanding commands. TXRL contains the component of max bytes or maximum number of bytes that can be transmitted over a third period of time to match the speed of a receive link, or any node or link through the network/fabric.Type: GrantFiled: April 19, 2021Date of Patent: September 5, 2023Assignee: Avago Technologies International Sales Pte. LimitedInventors: Kenny Wu, James Winston Smart, Mark Karnowski, Ravi Shenoy, Gregorio Gervasio, Jr., Lalit Chhabra, Chakradhara Raj Yadav Aradhyula
-
Patent number: 11695980Abstract: In one aspect, a method includes receiving video content comprising a first data portion comprising parameters that control a visual appearance of frames of video content presented by a content-presentation device. The content-presentation device is communicatively coupled to a light unit that is (i) present in a viewing area of the content-presentation device and (ii) configured to provide ambient light in the viewing area. The method also includes extracting, from the received video content, a second data portion, separate from the first data portion, specifying one or more light control parameters that a controller associated with the light unit is configured to interpret as instructions for controlling the light unit. The method also includes transmitting the extracted second data portion to the controller to facilitate the controller controlling the light unit according to the specified one or more light control parameters.Type: GrantFiled: November 7, 2022Date of Patent: July 4, 2023Assignee: Roku, Inc.Inventors: Hugo du Plooy, Kenny Wu, Erwin Bellers, Sunil Ramesh, Michael Cutter
-
Publication number: 20220337524Abstract: Systems and methods of communicating in a network use rate limiting. Rate limiting units (either receive side or transmit side) can perform rate limiting in response to a) a maximum number of bytes that can be solicited over a first period of time is exceeded, b) a maximum number of bytes that are outstanding over a second period of time is exceeded; or c) a maximum number of commands that are outstanding over a period of time is exceeded as part of CMD_RXRL. The CMD_RXRL, can have three components (a) max bytes, b) outstanding bytes, c) outstanding commands. TXRL, contains the component of max bytes or maximum number of bytes that can be transmitted over a third period of time to match the speed of a receive link, or any node or link through the network/fabric.Type: ApplicationFiled: April 19, 2021Publication date: October 20, 2022Inventors: Kenny Wu, James Winston Smart, Mark Karnowski, Ravi Shenoy, Gregorio Gervasio, JR., Lalit Chhabra, Chakradhara Raj Yadav Aradhyula
-
Publication number: 20220334985Abstract: Systems and methods relate to a bus adapter for a storage network. The bus adaptor includes a context memory comprising a first storage for uncacheable exchange resource indicators (XRI) and a second storage for cacheable XRI. The bus adapter also includes a host backing store unit configured to provide access to the different tier memories present locally or externally in the host memory extension using several caching sub-units and with the capability of an optional pinning operation for the cacheable XRI based upon at least one of input/output phase, first in line up to a limit, a region of a virtual context address associated with the cacheable XRI indicators, a protocol associated with the cacheable XRI, a size of a transaction, or work queue information.Type: ApplicationFiled: April 16, 2021Publication date: October 20, 2022Inventors: Marc Pegolotti, Kenny Wu, Ravi Shenoy, Gregorio Gervasio, JR., Lalit Chhabra, Mark Karnowski, James Winston Smart, Vuong Cao Nguyen
-
Patent number: 11196388Abstract: Radio Frequency (RF) amplifier design with RFIC suffers gain variations from gain variations due to wafer process variations, temperature changes, and supply voltage changes. Three methods are proposed to achieve constant amplifier gain, either through on-chip wafer calibration, or self-calibration. Through automatic adjustment of amplifier bias current, the proposed methods maintain constant amplifier gain over process, temperature, supply voltage variations. Under the proposed Method 1, a constant transconductance Gm with enhanced gain accuracy is maintained via wafer calibration. Under the proposed Method 2, a constant transconductance Gm is maintained by time-domain averaging through different transistors. Under the proposed Method 3, a constant Gm*R or RF gain is maintained considering the impedance of a matching network of the RF amplifier.Type: GrantFiled: February 7, 2020Date of Patent: December 7, 2021Assignee: TubisTechnology INC.Inventors: Kenny Wu, Yuhmin Lin, James Wang
-
Patent number: 10996980Abstract: A number of command processing devices, architectures, and methods are described. One example of a command processing device is disclosed to include a classification engine configured to classify input commands, a sequencer in communication with the classification engine, one or more thread managers in communication with the sequencer, and one or more sub-processing engines in communication with each of the one or more thread managers. The sequencer may control staging of work across multiple threads and processing elements within threads. Each of the one or more thread managers are configured to delegate work to different sub-processing engines. Each of the one or more sub-processing engines are configured to perform sub-tasks in connection with completing processing of an input command received at the classification engine based on particular sub-tasks assigned to the one or more sub-processing engines by the one or more thread managers.Type: GrantFiled: April 23, 2018Date of Patent: May 4, 2021Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Lalit Chhabra, Gregorio Gervasio, Jr., Kenny Wu, Mark Karnowski
-
Publication number: 20200259462Abstract: Radio Frequency (RF) amplifier design with RFIC suffers gain variations from gain variations due to wafer process variations, temperature changes, and supply voltage changes. Three methods are proposed to achieve constant amplifier gain, either through on-chip wafer calibration, or self-calibration. Through automatic adjustment of amplifier bias current, the proposed methods maintain constant amplifier gain over process, temperature, supply voltage variations. Under the proposed Method 1, a constant transconductance Gm with enhanced gain accuracy is maintained via wafer calibration. Under the proposed Method 2, a constant transconductance Gm is maintained by time-domain averaging through different transistors. Under the proposed Method 3, a constant Gm*R or RF gain is maintained considering the impedance of a matching network of the RF amplifier.Type: ApplicationFiled: February 7, 2020Publication date: August 13, 2020Inventors: Kenny Wu, Yuhmin Lin, James Wang
-
Patent number: 10735340Abstract: A networking adaptor and method of transferring data are depicted and described herein. One example of the networking adaptor is provided with a host interface and a network interface. The network interface may include a transmit portion and a receive portion. The transmit portion may include a first set of data paths and the receive portion may include a second set of data paths. Both the first set of data paths and second set of data paths are configurable to be aggregated or de-aggregated to support a single port operation that represents a combined bandwidth of the data paths in the first set of data paths or the second set of data paths.Type: GrantFiled: April 18, 2018Date of Patent: August 4, 2020Assignee: Avago Technologies International Sales Pte. LimitedInventors: Kenny Wu, Gregorio Gervasio, Jr., Lalit Chhabra, Ravi Shenoy
-
Patent number: 10664420Abstract: A system, method, and adaptor that facilitate data transmission are described. One example of the disclosed system facilitates the chip-to-chip transport of header descriptors and payloads. The system may include a source chip, a destination chip, and a set of queues describing buffer memory locations for staging header descriptors and payloads to be transferred from the source chip to the destination chip, where the set of queues are directly accessible to the source chip and to the destination chip.Type: GrantFiled: April 19, 2018Date of Patent: May 26, 2020Assignee: Avago Technologies International Sales Pte. LimitedInventors: Kenny Wu, Mark Karnowski, James Smart, Ravi Shenoy, Lalit Chhabra, Gregorio Gervasio, Jr., Tuong Le, Vuong Nguyen
-
Publication number: 20190327178Abstract: A networking adaptor and method of transferring data are depicted and described herein. One example of the networking adaptor is provided with a host interface and a network interface. The network interface may include a transmit portion and a receive portion. The transmit portion may include a first set of data paths and the receive portion may include a second set of data paths. Both the first set of data paths and second set of data paths are configurable to be aggregated or de-aggregated to support a single port operation that represents a combined bandwidth of the data paths in the first set of data paths or the second set of data paths.Type: ApplicationFiled: April 18, 2018Publication date: October 24, 2019Inventors: Kenny Wu, Gregorio Gervasio, JR., Lalit Chhabra, Ravi Shenoy
-
Publication number: 20190324926Abstract: A system, method, and adaptor that facilitate data transmission are described. One example of the disclosed system facilitates the chip-to-chip transport of header descriptors and payloads. The system may include a source chip, a destination chip, and a set of queues describing buffer memory locations for staging header descriptors and payloads to be transferred from the source chip to the destination chip, where the set of queues are directly accessible to the source chip and to the destination chip.Type: ApplicationFiled: April 19, 2018Publication date: October 24, 2019Inventors: Kenny Wu, Mark Karnowski, James Smart, Ravi Shenoy, Lalit Chhabra, Gregorio Gervasio, JR., Tuong Le, Vuong Nguyen
-
Publication number: 20190324800Abstract: A number of command processing devices, architectures, and methods are described. One example of a command processing device is disclosed to include a classification engine configured to classify input commands, a sequencer in communication with the classification engine, one or more thread managers in communication with the sequencer, and one or more sub-processing engines in communication with each of the one or more thread managers. The sequencer may control staging of work across multiple threads and processing elements within threads. Each of the one or more thread managers are configured to delegate work to different sub-processing engines. Each of the one or more sub-processing engines are configured to perform sub-tasks in connection with completing processing of an input command received at the classification engine based on particular sub-tasks assigned to the one or more sub-processing engines by the one or more thread managers.Type: ApplicationFiled: April 23, 2018Publication date: October 24, 2019Inventors: Lalit Chhabra, Gregorio Gervasio, JR., Kenny Wu, Mark Karnowski