Patents by Inventor Kiran B. Kattel
Kiran B. Kattel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10048720Abstract: In an embodiment, an integrated circuit such as an SOC (or even a discrete chip system) includes one or more local timebases in various locations. The timebases may be incremented based on a high frequency local clock that may be subject to variation during use due. Periodically, based on a lower frequency clock that is subject to less variation, the local timebases may be synchronized to the correct time, using hardware circuitry. In particular, the correct timebase value for the next synchronization may be transmitted to each local timebase, and the control circuit for the local timebase may be configured to saturate the local timebase at the correct value if the local timebase reaches the correct value before the synchronization occurs. Similarly, if the synchronization occurs and the local timebase has not reached the correct value, the control circuit may be configured to load the correct timebase value.Type: GrantFiled: December 5, 2017Date of Patent: August 14, 2018Assignee: Apple Inc.Inventors: Shu-Yi Yu, Erik P. Machnicki, Gilbert H. Herbeck, Kiran B. Kattel, Manu Gulati
-
Publication number: 20180107240Abstract: In an embodiment, an integrated circuit such as an SOC (or even a discrete chip system) includes one or more local timebases in various locations. The timebases may be incremented based on a high frequency local clock that may be subject to variation during use due. Periodically, based on a lower frequency clock that is subject to less variation, the local timebases may be synchronized to the correct time, using hardware circuitry. In particular, the correct timebase value for the next synchronization may be transmitted to each local timebase, and the control circuit for the local timebase may be configured to saturate the local timebase at the correct value if the local timebase reaches the correct value before the synchronization occurs. Similarly, if the synchronization occurs and the local timebase has not reached the correct value, the control circuit may be configured to load the correct timebase value.Type: ApplicationFiled: December 5, 2017Publication date: April 19, 2018Inventors: Shu-Yi Yu, Erik P. Machnicki, Gilbert H. Herbeck, Kiran B. Kattel, Manu Gulati
-
Patent number: 9864399Abstract: In an embodiment, an integrated circuit such as an SOC (or even a discrete chip system) includes one or more local timebases in various locations. The timebases may be incremented based on a high frequency local clock that may be subject to variation during use due. Periodically, based on a lower frequency clock that is subject to less variation, the local timebases may be synchronized to the correct time, using hardware circuitry. In particular, the correct timebase value for the next synchronization may be transmitted to each local timebase, and the control circuit for the local timebase may be configured to saturate the local timebase at the correct value if the local timebase reaches the correct value before the synchronization occurs. Similarly, if the synchronization occurs and the local timebase has not reached the correct value, the control circuit may be configured to load the correct timebase value.Type: GrantFiled: December 10, 2015Date of Patent: January 9, 2018Assignee: Apple Inc.Inventors: Shu-Yi Yu, Erik P. Machnicki, Gilbert H. Herbeck, Kiran B. Kattel, Manu Gulati
-
Publication number: 20170168520Abstract: In an embodiment, an integrated circuit such as an SOC (or even a discrete chip system) includes one or more local timebases in various locations. The timebases may be incremented based on a high frequency local clock that may be subject to variation during use due. Periodically, based on a lower frequency clock that is subject to less variation, the local timebases may be synchronized to the correct time, using hardware circuitry. In particular, the correct timebase value for the next synchronization may be transmitted to each local timebase, and the control circuit for the local timebase may be configured to saturate the local timebase at the correct value if the local timebase reaches the correct value before the synchronization occurs. Similarly, if the synchronization occurs and the local timebase has not reached the correct value, the control circuit may be configured to load the correct timebase value.Type: ApplicationFiled: December 10, 2015Publication date: June 15, 2017Inventors: Shu-Yi Yu, Erik P. Machnicki, Gilbert H. Herbeck, Kiran B. Kattel, Manu Gulati
-
Patent number: 9658634Abstract: An under voltage detection circuit and method of operating an IC including the same is disclosed. In one embodiment, an IC includes an under voltage protection circuit having first and second comparators configured to compare a supply voltage to first and second voltage thresholds, respectively, with the second voltage threshold being greater than the first. A logic circuit is coupled to receive signals from the first and second comparators. During operation in a high performance state by a corresponding functional circuit, the logic circuit is configured to cause assertion of a throttling signal responsive to an indication that the supply voltage has fallen below the first threshold. A clock signal provided to the functional circuit may be throttled responsive to the indication. If the supply voltage subsequently rises to a level above the second threshold, the throttling signal may be de-asserted.Type: GrantFiled: March 30, 2015Date of Patent: May 23, 2017Assignee: Apple Inc.Inventors: Brijesh Tripathi, Eric G. Smith, Erik P. Machnicki, Jung Wook Cho, Khaled M. Alashmouny, Kiran B. Kattel, Vijay M. Bettada, Bo Yang, Wenlong Wei
-
Publication number: 20160291625Abstract: An under voltage detection circuit and method of operating an IC including the same is disclosed. In one embodiment, an IC includes an under voltage protection circuit having first and second comparators configured to compare a supply voltage to first and second voltage thresholds, respectively, with the second voltage threshold being greater than the first. A logic circuit is coupled to receive signals from the first and second comparators. During operation in a high performance state by a corresponding functional circuit, the logic circuit is configured to cause assertion of a throttling signal responsive to an indication that the supply voltage has fallen below the first threshold. A clock signal provided to the functional circuit may be throttled responsive to the indication. If the supply voltage subsequently rises to a level above the second threshold, the throttling signal may be de-asserted.Type: ApplicationFiled: March 30, 2015Publication date: October 6, 2016Inventors: Brijesh Tripathi, Eric G. Smith, Erik P. Machnicki, Jung Wook Cho, Khaled M. Alashmouny, Kiran B. Kattel, Vijay M. Bettada, Bo Yang, Wenlong Wei
-
Patent number: 9383789Abstract: Various embodiments of a thermal control methodology and apparatus are disclosed. In one embodiment, an integrated circuit includes one or more thermal sensors, comparison circuitry, and control circuitry. The comparison circuitry is configured to receive temperature readings from the one or more thermal sensors. The control circuitry is configured to reduce a performance level of one or more controlled subsystems responsive to the comparison circuitry determining that at least one temperature reading from the one or more thermal sensors exceeds one of one or more threshold values. A software-based thermal control mechanism may also execute concurrently with the apparatus.Type: GrantFiled: June 21, 2012Date of Patent: July 5, 2016Assignee: Apple Inc.Inventors: Jim J. Lin, Kiran B. Kattel
-
Patent number: 9286961Abstract: A method and apparatus for reducing a number of delay elements used in providing a delayed data strobe signal is disclosed. The method includes determining a number of delay elements of a master delay locked loop (DLL) needed to provide a calibrated delay of a clock signal (i.e. the data strobe). The method also include determining an integer number of half clock periods within the calibrated delay, and determining a second number of delay elements within the calibrated delay. If the integer number of half clock periods within the calibrated delay is zero, a slave DLL may be programmed with the first number of delay elements. However, if the number of half clock periods is non-zero, then a third number of delay elements is calculated by subtracting the second number of delay elements from the first number. Thereafter, the slave DLL is programmed with the third number of delay elements.Type: GrantFiled: March 30, 2015Date of Patent: March 15, 2016Assignee: Apple Inc.Inventors: Robert E. Jeter, Rakesh L. Notani, Kiran B. Kattel
-
Publication number: 20130345892Abstract: Various embodiments of a thermal control methodology and apparatus are disclosed. In one embodiment, an integrated circuit includes one or more thermal sensors, comparison circuitry, and control circuitry. The comparison circuitry is configured to receive temperature readings from the one or more thermal sensors. The control circuitry is configured to reduce a performance level of one or more controlled subsystems responsive to the comparison circuitry determining that at least one temperature reading from the one or more thermal sensors exceeds one of one or more threshold values. A software-based thermal control mechanism may also execute concurrently with the apparatus.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Inventors: Jim J. Lin, Kiran B. Kattel
-
Patent number: 8149862Abstract: A multi-protocol communication circuit, for example, a serializer-deserializer (SerDes) circuit for communicating between an internal logic circuit and an external link includes a select terminal configured to accept a select signal representing a plurality of mode select signal. A SerDes core is coupled to the select terminal and configured to transmit outbound data conforming with a first communication protocol in response to a first mode select signal and conforming with a second communication protocol in response to a second mode select signal. The SerDes core is also configured to receive inbound data respective to a first communication protocol in response to a first mode select signal and respective to a second communication protocol in response to a second mode select signal. Advantages of the invention include the ability to provide high bandwidth communications between integrated circuits that employ different SerDes protocols.Type: GrantFiled: May 30, 2003Date of Patent: April 3, 2012Assignee: NetLogic Microsystems, Inc.Inventors: Craig S. Forrest, Gaurav Singh, Kiran B. Kattel