Patents by Inventor Klaus Theurich
Klaus Theurich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11303296Abstract: Embodiments include method, systems and computer program products for compressing instrumentation data. Aspects include defining an intermediate region of memory. Instrumentation data associated with a processing device is received and stored in the intermediate region of the memory. The instrumentation data is compressed in the intermediate region of memory and stored in a sample region of memory.Type: GrantFiled: June 26, 2018Date of Patent: April 12, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tobias U. Bergmann, Klaus Theurich
-
Patent number: 10942789Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of a multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket. The reassigning includes reassigning the logical processing unit based on the monitoring determining that a differential between a resource utilization rate of the socket and a resource utilization rate of the different socket exceeds a set threshold.Type: GrantFiled: August 13, 2019Date of Patent: March 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oliver Benke, Hartmut E. Penner, Klaus Theurich
-
Patent number: 10592294Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of a multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket. The reassigning includes reassigning the logical processing unit based on the monitoring determining that a differential between a resource utilization rate of the socket and a resource utilization rate of the different socket exceeds a set threshold.Type: GrantFiled: March 30, 2018Date of Patent: March 17, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oliver Benke, Hartmut E. Penner, Klaus Theurich
-
Publication number: 20190393888Abstract: Embodiments include method, systems and computer program products for compressing instrumentation data. Aspects include defining an intermediate region of memory. Instrumentation data associated with a processing device is received and stored in the intermediate region of the memory. The instrumentation data is compressed in the intermediate region of memory and stored in a sample region of memory.Type: ApplicationFiled: June 26, 2018Publication date: December 26, 2019Inventors: Tobias U. Bergmann, Klaus Theurich
-
Publication number: 20190361752Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of a multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket. The reassigning includes reassigning the logical processing unit based on the monitoring determining that a differential between a resource utilization rate of the socket and a resource utilization rate of the different socket exceeds a set threshold.Type: ApplicationFiled: August 13, 2019Publication date: November 28, 2019Inventors: Oliver BENKE, Hartmut E. PENNER, Klaus THEURICH
-
Patent number: 10409700Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: GrantFiled: July 12, 2017Date of Patent: September 10, 2019Assignee: International Business Machines CorporationInventors: H. Eberhard Lange, Klaus Theurich
-
Patent number: 10095550Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit within the computer system. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of the multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code of the multiple logical processing units, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket.Type: GrantFiled: October 19, 2016Date of Patent: October 9, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oliver Benke, Hartmut E. Penner, Klaus Theurich
-
Publication number: 20180225154Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of a multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket. The reassigning includes reassigning the logical processing unit based on the monitoring determining that a differential between a resource utilization rate of the socket and a resource utilization rate of the different socket exceeds a set threshold.Type: ApplicationFiled: March 30, 2018Publication date: August 9, 2018Inventors: Oliver BENKE, Hartmut E. PENNER, Klaus THEURICH
-
Publication number: 20180107521Abstract: A multiprocessor computer system facility is provided for selectively reallocating a logical processing unit within the computer system. The logical processing unit is one logical processing unit of multiple logical processing units backed by a socket of a plurality of sockets of the multiprocessor computer system. The selectively reallocating includes: monitoring, during execution of program code of the multiple logical processing units, a performance metric of a hardware resource of the socket, the hardware resource being shared by the multiple logical processing units; and reassigning the logical processing unit, based on the monitoring, to a different socket of the plurality of sockets of the multiprocessor computer system to, in part, improve the performance metric of the hardware resource of the socket.Type: ApplicationFiled: October 19, 2016Publication date: April 19, 2018Inventors: Oliver BENKE, Hartmut E. PENNER, Klaus THEURICH
-
Publication number: 20170308451Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: ApplicationFiled: July 12, 2017Publication date: October 26, 2017Inventors: H. Eberhard Lange, Klaus Theurich
-
Patent number: 9740585Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: GrantFiled: June 23, 2015Date of Patent: August 22, 2017Assignee: International Business Machines CorporationInventors: H. Eberhard Lange, Klaus Theurich
-
Patent number: 9740586Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: GrantFiled: November 10, 2015Date of Patent: August 22, 2017Assignee: International Business Machines CorporationInventors: H. Eberhard Lange, Klaus Theurich
-
Publication number: 20160378644Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: H. Eberhard Lange, Klaus Theurich
-
Publication number: 20160378627Abstract: A method is provided to get a high test coverage through a large number of test cases with a minimum number of test programs. Tests are performed flexibly in various environments, using parameters in multiple dimensions. The parameters can be dynamically extracted from the machine or simulator either by controlling scripts or by the test program itself. Multiple ways are offered to execute subsets of the test combinations.Type: ApplicationFiled: November 10, 2015Publication date: December 29, 2016Inventors: H. Eberhard Lange, Klaus Theurich
-
Patent number: 7818459Abstract: A method and apparatus relates to hardware-to-hardware data transmission in computer systems, and in particular, it relates to method and system for operating I/O adapters attaching either one or more computing devices to an I/O periphery, to a network, or to other computing devices. It is proposed to operate a memory local to the network coupling adapter as a cache memory relative to a system memory associated with the one or more computing devices for storing transmission control information.Type: GrantFiled: October 31, 2007Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Gerd Konrad Bayer, Wolfgang Eckert, Markus Michael Helms, Juergen Maergner, Christoph Raisch, Thomas Schlipf, Klaus Theurich
-
Publication number: 20080120442Abstract: A method and apparatus relates to hardware-to-hardware data transmission in computer systems, and in particular, it relates to method and system for operating I/O adapters attaching either one or more computing devices to an I/O periphery, to a network, or to other computing devices. It is proposed to operate a memory local to the network coupling adapter as a cache memory relative to a system memory associated with the one or more computing devices for storing transmission control information.Type: ApplicationFiled: October 31, 2007Publication date: May 22, 2008Applicant: International Business Machines CorporationInventors: Gerd Konrad Bayer, Wolfgang Eckert, Markus Michael Helms, Juergen Maergner, Christoph Raisch, Thomas Schlipf, Klaus Theurich
-
Patent number: 7337240Abstract: A method and apparatus relates to hardware-to-hardware data transmission in computer systems, and in particular, it relates to method and system for operating I/O adapters attaching either one or more computing devices to an I/O periphery, to a network, or to other computing devices. It is proposed to operate a memory local to the network coupling adapter as a cache memory relative to a system memory associated with the one or more computing devices for storing transmission control information.Type: GrantFiled: December 6, 2001Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Gerd Konrad Bayer, Wolfgang Eckert, Markus Michael Helms, Juergen Maergner, Christoph Raisch, Thomas Schlipf, Klaus Theurich
-
Publication number: 20020099879Abstract: A method and apparatus relates to hardware-to-hardware data transmission in computer systems, and in particular, it relates to method and system for operating I/O adapters attaching either one or more computing devices to an I/O periphery, to a network, or to other computing devices. It is proposed to operate a memory local to the network coupling adapter as a cache memory relative to a system memory associated with the one or more computing devices for storing transmission control information.Type: ApplicationFiled: December 6, 2001Publication date: July 25, 2002Applicant: IBMInventors: Gerd Konrad Bayer, Wolfgang Eckert, Markus Michael Helms, Juergen Maergner, Christoph Raisch, Thomas Schlipf, Klaus Theurich