Patents by Inventor Koichi Kishiro
Koichi Kishiro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8222703Abstract: A semiconductor device includes a semiconductor layer formed on an insulation layer and having an MOS (Metal Oxide Semiconductor) transistor area and a bi-polar transistor area; an MOS transistor formed in the MOS transistor area; and a bi-polar transistor formed in the bi-polar transistor area. The MOS transistor includes a source area of a second conductive type; a drain area of the second conductive type; and a channel area of a first conductive type. The MOS transistor further includes a gate electrode formed on the channel area with a first oxide layer inbetween. The bi-polar transistor includes a collector area of the second conductive type; an emitter area of the second conductive type; and a base area of the first conductive type. The bi-polar transistor further includes a dummy pattern formed on the base area with a second oxide layer inbetween.Type: GrantFiled: March 14, 2008Date of Patent: July 17, 2012Assignee: Oki Semiconductor Co., Ltd.Inventors: Koichi Kishiro, Koji Yuki
-
Patent number: 7947514Abstract: A semiconductor device production process includes forming, on a prepared SOI wafer, semiconductor functional devices and substrate contacts. The substrate contacts connect to a support substrate of the SOI wafer. The semiconductor device production process also includes forming a pattern that connects the substrate contacts to external connection pads formed on the semiconductor functional devices such that the external connection pads are not connected to each other. The semiconductor device production process also includes measuring conductivity between the external connection pads.Type: GrantFiled: March 14, 2008Date of Patent: May 24, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Koichi Kishiro, Kouji Nasu
-
Patent number: 7498636Abstract: Variations in characteristics of transistors and a deterioration of a gate oxide film are reduced in a WP step. A method of manufacturing a semiconductor device of the present invention includes the steps of providing a SOI substrate having a semiconductor layer formed on a supporting substrate through a first insulating film, forming a plurality of SOI transistors on the SOI substrate, wiring the SOI transistors over a plurality of wiring layers, and providing electrical connection between the supporting substrate and the SOI transistors through a top layer wire of the plurality of wiring layers.Type: GrantFiled: April 18, 2006Date of Patent: March 3, 2009Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Patent number: 7456033Abstract: The present invention provides a semiconductor device having an active region bent at right angles, wherein an interval between patterns for the active region and a gate is set larger than an arc radius of a curved portion (portion where a line is brought to arcuate form) formed inside the pattern for the bent active region. By defining and designing the pattern interval, the curved portion of the active region do not overlap the gate pattern, and the difference between a device characteristic and a designed value can be prevented from increasing.Type: GrantFiled: December 11, 2006Date of Patent: November 25, 2008Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Publication number: 20080241976Abstract: A semiconductor device production process includes forming, on a prepared SOI wafer, semiconductor functional devices and substrate contacts. The substrate contacts connect to a support substrate of the SOI wafer. The semiconductor device production process also includes forming a pattern that connects the substrate contacts to external connection pads formed on the semiconductor functional devices such that the external connection pads are not connected to each other. The semiconductor device production process also includes measuring conductivity between the external connection pads.Type: ApplicationFiled: March 14, 2008Publication date: October 2, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventors: Koichi Kishiro, Kouji Nasu
-
Publication number: 20080237731Abstract: A semiconductor device includes a semiconductor layer formed on an insulation layer and having an MOS (Metal Oxide Semiconductor) transistor area and a bi-polar transistor area; an MOS transistor formed in the MOS transistor area; and a bi-polar transistor formed in the bi-polar transistor area. The MOS transistor includes a source area of a second conductive type; a drain area of the second conductive type; and a channel area of a first conductive type. The MOS transistor further includes a gate electrode formed on the channel area with a first oxide layer inbetween. The bi-polar transistor includes a collector area of the second conductive type; an emitter area of the second conductive type; and a base area of the first conductive type. The bi-polar transistor further includes a dummy pattern formed on the base area with a second oxide layer inbetween.Type: ApplicationFiled: March 14, 2008Publication date: October 2, 2008Inventors: Koichi Kishiro, Koji Yuki
-
Publication number: 20080036002Abstract: Surge current, which flows-in from an exterior due to ESD or the like, is prevented from directly flowing-into a supporting substrate. A semiconductor device has: an element-isolating insulating film sectioning an SOI layer into an active region and a field region; a resistance element formed at the field region; one or more layers of an interlayer insulating films formed on an SOI substrate; a ground terminal for a substrate contact formed on the interlayer insulating film; a substrate contact passing through the element-isolating insulating film and a BOX layer, and electrically connected to the supporting substrate; a first wire electrically connecting the substrate contact and the resistance element; and a second wire electrically connecting the resistance element and the ground terminal for a substrate contact.Type: ApplicationFiled: June 19, 2007Publication date: February 14, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Koichi Kishiro
-
Publication number: 20070096211Abstract: The present invention provides a semiconductor device having an active region bent at right angles, wherein an interval between patterns for the active region and a gate is set larger than an arc radius of a curved portion (portion where a line is brought to arcuate form) formed inside the pattern for the bent active region. By defining and designing the pattern interval, the curved portion of the active region do not overlap the gate pattern, and the difference between a device characteristic and a designed value can be prevented from increasing.Type: ApplicationFiled: December 11, 2006Publication date: May 3, 2007Inventor: Koichi Kishiro
-
Patent number: 7180142Abstract: The present invention provides a semiconductor device having an active region bent at right angles, wherein an interval between patterns for the active region and a gate is set larger than an arc radius of a curved portion (portion where a line is brought to arcuate form) formed inside the pattern for the bent active region. By defining and designing the pattern interval, the curved portion of the active region do not overlap the gate pattern, and the difference between a device characteristic and a designed value can be prevented from increasing.Type: GrantFiled: December 3, 2004Date of Patent: February 20, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Patent number: 7172942Abstract: The present invention provides a method for manufacturing a semiconductor elemental device wherein a first gate oxide film and a second gate oxide film thicker than the first gate oxide film are formed on a substrate provided with a device forming region comprised of silicon, comprising the steps of implanting an element for promoting a forming speed of each gate oxide film into a region for forming the second gate oxide film of the substrate; and simultaneously forming the first gate oxide film and the second gate oxide film by a thermal oxidation method, wherein in the element implanting step, the element is implanted in space of a depth equal to half the thickness of the second gate oxide film placed in predetermination of its formation from the surface of the substrate in such a manner that with the peak of a concentration distribution of the element as the center, a concentration distribution in which both sides of the peak is given twice as large as a standard deviation of the concentration distributionType: GrantFiled: February 8, 2006Date of Patent: February 6, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Patent number: 7144746Abstract: The present invention provides a method for measuring an implantation depth of an impurity injected into a wafer by an ion implantation device, using a measurement device and monitoring whether the measured implantation depth of impurity falls within an allowable range, comprising the steps of using, as a measuring wafer, a wafer having an insulating film and an Si layer formed on the insulating film with a thickness of a 1000 ? unit or less; implanting the impurity in the measuring wafer from above the surface of the Si layer, corresponding to a main surface of the measuring wafer and heat-treating the measuring wafer; and measuring surface resistivity of the main surface of the heat-treated measuring wafer by the measurement device and detecting, as an implantation depth of the impurity from the main surface, a concentration peak depth from the main surface, which corresponds to the surface resistivity and at which a concentration of the impurity implanted in the measuring wafer reaches a peak.Type: GrantFiled: August 30, 2005Date of Patent: December 5, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Publication number: 20060255465Abstract: Variations in characteristics of transistors and a deterioration of a gate oxide film are reduced in a WP step. A method of manufacturing a semiconductor device of the present invention includes the steps of providing a SOI substrate having a semiconductor layer formed on a supporting substrate through a first insulating film, forming a plurality of SOI transistors on the SOI substrate, wiring the SOI transistors over a plurality of wiring layers, and providing electrical connection between the supporting substrate and the SOI transistors through a top layer wire of the plurality of wiring layers.Type: ApplicationFiled: April 18, 2006Publication date: November 16, 2006Inventor: Koichi Kishiro
-
Patent number: 7105451Abstract: A resist pattern formed so as to expose a wafer edge region is used to expose an edge surface region of an Si support substrate by dry etching. Next, a conductive layer constituted as wirings by subsequent patterning is formed by sputtering.Type: GrantFiled: January 22, 2004Date of Patent: September 12, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Publication number: 20060189008Abstract: The present invention provides a method for measuring an implantation depth of an impurity injected into a wafer by an ion implantation device, using a measurement device and monitoring whether the measured implantation depth of impurity falls within an allowable range, comprising the steps of using, as a measuring wafer, a wafer having an insulating film and an Si layer formed on the insulating film with a thickness of a 1000 ? unit or less; implanting the impurity in the measuring wafer from above the surface of the Si layer, corresponding to a main surface of the measuring wafer and heat-treating the measuring wafer; and measuring surface resistivity of the main surface of the heat-treated measuring wafer by the measurement device and detecting, as an implantation depth of the impurity from the main surface, a concentration peak depth from the main surface, which corresponds to the surface resistivity and at which a concentration of the impurity implanted in the measuring wafer reaches a peak.Type: ApplicationFiled: August 30, 2005Publication date: August 24, 2006Inventor: Koichi Kishiro
-
Publication number: 20060177984Abstract: The present invention provides a method for manufacturing a semiconductor elemental device wherein a first gate oxide film and a second gate oxide film thicker than the first gate oxide film are formed on a substrate provided with a device forming region comprised of silicon, comprising the steps of implanting an element for promoting a forming speed of each gate oxide film into a region for forming the second gate oxide film of the substrate; and simultaneously forming the first gate oxide film and the second gate oxide film by a thermal oxidation method, wherein in the element implanting step, the element is implanted in space of a depth equal to half the thickness of the second gate oxide film placed in predetermination of its formation from the surface of the substrate in such a manner that with the peak of a concentration distribution of the element as the center, a concentration distribution in which both sides of the peak is given twice as large as a standard deviation of the concentration distributionType: ApplicationFiled: February 8, 2006Publication date: August 10, 2006Inventor: Koichi Kishiro
-
Patent number: 6972218Abstract: The present invention relates to a method of fabricating a semiconductor device that allows assuredly ion implanting an impurity to a support substrate and a semiconductor device that can rapidly operate an electric potential of the support substrate. According to the present fabricating method, an impurity is ion implanted over an entire surface of a support substrate under a buried oxide film; accordingly, the impurity can be delivered to other than a bottom portion of a contact hole. Accordingly, a low electric resistance layer extending from a lower portion of an element formation region to a lower portion of an element isolation region can be formed. As a result, an electric current can be flowed much from a contact to the support substrate at the lower portion of the element formation region.Type: GrantFiled: December 17, 2003Date of Patent: December 6, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro
-
Publication number: 20050184347Abstract: The present invention provides a semiconductor device having an active region bent at right angles, wherein an interval between patterns for the active region and a gate is set larger than an arc radius of a curved portion (portion where a line is brought to arcuate form) formed inside the pattern for the bent active region. By defining and designing the pattern interval, the curved portion of the active region do not overlap the gate pattern, and the difference between a device characteristic and a designed value can be prevented from increasing.Type: ApplicationFiled: December 3, 2004Publication date: August 25, 2005Inventor: Koichi Kishiro
-
Publication number: 20050059237Abstract: A resist pattern (110a) formed so as to expose a wafer edge region is used to expose an edge surface region (120) of an Si support substrate (102) by dry etching. Next, a conductive layer constituted as wirings by subsequent patterning is formed by sputtering.Type: ApplicationFiled: January 22, 2004Publication date: March 17, 2005Inventor: Koichi Kishiro
-
Publication number: 20040207014Abstract: The present invention relates to a method of fabricating a semiconductor device that allows assuredly ion implanting an impurity to a support substrate and a semiconductor device that can rapidly operate an electric potential of the support substrate. According to the present fabricating method, an impurity is ion implanted over an entire surface of a support substrate under a buried oxide film; accordingly, the impurity can be delivered to other than a bottom portion of a contact hole. Accordingly, a low electric resistance layer extending from a lower portion of an element formation region to a lower portion of an element isolation region can be formed. As a result, an electric current can be flowed much from a contact to the support substrate at the lower portion of the element formation region.Type: ApplicationFiled: December 17, 2003Publication date: October 21, 2004Inventor: Koichi Kishiro
-
Patent number: 6200847Abstract: A method of manufacturing a capacitor of a semiconductor device, according to the present invention comprises the steps of heat-treating a Ta2O5 film formed on a metal or metal oxide electrode corresponding to a lower electrode of the capacitor at a temperature lower than a temperature at which the Ta2O5 film is crystallized, and thereafter heat-treating the Ta2O5 film at a temperature higher than or equal to the crystallizing temperature of the Ta2O5 film.Type: GrantFiled: December 3, 1997Date of Patent: March 13, 2001Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Kishiro