Patents by Inventor Koichiro Noguchi
Koichiro Noguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160132040Abstract: A connection relation detecting system according to the present invention includes a plurality of modules which include a plurality of connection ports which can connect with another module, and an information processing device which, when the plurality of modules are connected with each other, is connected to one of the plurality of modules through the connection ports. Each of the plurality of modules includes a connection changing unit which connects the connection ports inside the module in response to a connection change request from the information processing device. The information processing device includes a connection detecting unit which, when the information processing device makes the connection change request to the module, detects a module newly recognized through the module as a module connected to the module to which the connection change request is made.Type: ApplicationFiled: October 17, 2015Publication date: May 12, 2016Inventors: Koichiro NOGUCHI, Osamu OKAZAKI, Shunichi KAERIYAMA
-
Publication number: 20160065070Abstract: According to one embodiment, a semiconductor device includes: a first switch SWx which switches whether or not to supply a first power supply voltage Vx generated by accumulating a charge outputted from a power source 10, as a second power supply voltage VDD to a first circuit 13, and a second switch SW1 which switches whether or not to connect to the first circuit 13 a smoothing capacitor C1 which suppresses a fluctuation of the second power supply voltage VDD, and the first switch SWx is switched to an on state in response to that the first power supply voltage Vx has reached a sufficient voltage, and then the second switch SW1 is switched to the on state in response to that the second power supply voltage VDD has reached a sufficient voltage.Type: ApplicationFiled: August 11, 2015Publication date: March 3, 2016Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Koichiro NOGUCHI, Koichi NOSE, Yoshifumi IKENAGA, Yoichi YOSHIDA
-
Publication number: 20150311706Abstract: A power supply device according to an embodiment comprises a plurality of power sources 10 each including an antenna and an AC/DC conversion unit, a plurality of consolidating units 13—1 to 13—i, and a power supply unit 15. The consolidating units 13—1 to 13—i respectively include consolidating circuits 14—1 to 14—i that selectively consolidate a plurality of DC signals 21—1 to 21—n supplied by the plurality of power sources 10. The power supply unit 15 includes a consolidating circuit 16 that selectively consolidates the DC signals 21—1 to 21—i output from the plurality of consolidating units 13—1 to 13—i, and a voltage conversion circuit 17 that converts a DC signal 23 resulting from consolidation in the consolidating circuit 16, to a predetermined voltage.Type: ApplicationFiled: April 18, 2015Publication date: October 29, 2015Inventors: Koichiro NOGUCHI, Koichi NOSE, Yoshifumi IKENAGA, Yoichi YOSHIDA
-
Publication number: 20150180239Abstract: There is a problem in the prior semiconductor devices that energy recovery efficiency is low. According to one embodiment of the present invention, a power supply circuit includes an alternating-current signal synthesis unit including a plurality of alternating-current coupling elements having primary sides to which respective input alternating-current signals are input and secondary sides connected in series with each other, and a control circuit that outputs an input selection signal specifying a combination of the input alternating-current signals to be synthesized. The control circuit generates the input selection signal so as to maximize the output alternating-current signal synthesized by the alternating-current synthesis signal unit.Type: ApplicationFiled: October 25, 2014Publication date: June 25, 2015Inventors: Koichiro NOGUCHI, Koichi Nose, Yoshifumi Ikenaga, Yoichi Yoshida
-
Patent number: 8653861Abstract: A control voltage generating circuit according to an aspect of the present invention includes: a reference voltage unit that includes a plurality of first transistors of the same conductivity type connected in series between a first power supply and a second power supply, and generates a drain voltage of one of the plurality of first transistor as a reference voltage; and a voltage conversion unit that includes a plurality of second transistors connected in series between the first power supply and the second power supply and having the same conductivity type as that of the reference voltage, supplies the reference voltage to a gate of one of the plurality of second transistors, and outputs a drain voltage of one of the plurality of second transistors as a control voltage.Type: GrantFiled: September 9, 2011Date of Patent: February 18, 2014Assignee: Renesas Electronics CorporationInventors: Koichiro Noguchi, Koichi Nose
-
Patent number: 8570056Abstract: A semiconductor inspection apparatus comprising: a plurality of wafer stages, provided independently for each of a plurality of laminated semiconductor wafers, that directly or indirectly secure the corresponding semiconductor wafers and that possess a mechanism for positioning the corresponding semiconductor wafers; and a probe card, arranged outside or in between the plurality of laminated semiconductor wafers so as to face the semiconductor wafers, that transmits a signal or power to the plurality of semiconductor wafers.Type: GrantFiled: February 26, 2009Date of Patent: October 29, 2013Assignee: NEC CorporationInventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Patent number: 8536890Abstract: A semiconductor inspecting device comprises a probe card for transmitting a signal or power supply to semiconductor wafers having one or more subject chips formed therein, and is constituted such that the first semiconductor wafer faces the first face of the probe card and such that the second semiconductor wafer faces the second face of the probe card on the opposite side of the first face. The probe card includes one or more inspecting chips, which can perform non-contact transmissions with the first subject chip in the first semiconductor wafer and the second subject chip in the second semiconductor wafer.Type: GrantFiled: February 5, 2009Date of Patent: September 17, 2013Assignee: NEC CorporationInventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Patent number: 8513970Abstract: A semiconductor device (1) includes a semiconductor wafer (11) on which a plurality of semiconductor chip forming regions (1A) is formed, a circuit section (12) which is provided within each of the semiconductor chip forming regions (1A) of the semiconductor wafer (11), a control circuit section (14), provided within each of the semiconductor chip forming regions (1A) and connected to the circuit section (12), that controls electric power supplied to the circuit section (12), a power supply line (18) connected to the plurality of control circuit section (14), and a reference power line (17) connected to the plurality of control circuit section (14). In each of the control circuit sections (14), a voltage of electric power supplied from the power supply line (18) is controlled on the basis of a reference voltage from the reference power line (17).Type: GrantFiled: December 22, 2009Date of Patent: August 20, 2013Assignee: NEC CorporationInventors: Yoshio Kameda, Yoshihiro Nakagawa, Koichiro Noguchi, Masayuki Mizuno, Koichi Nose
-
Patent number: 8441277Abstract: A semiconductor test apparatus, semiconductor device, and test method are provided that enable the realization of a high-speed delay test. Semiconductor test apparatuses (1a-1c) include: flip-flops (11) each provided with first input terminal SI, second input terminal D, mode terminal SE that accepts a mode signal indicating either a first mode or a second mode, clock terminal CK that accepts a clock signal, and output terminal Q, the flip-flops (11) selecting first input terminal SI when the mode signal indicates the first mode, selecting second input terminal D when the mode signal indicates the second mode, and holding information being received by the input terminal that was selected based on the mode signal in synchronization with the clock signal and supplying as output from output terminal Q; and hold unit 12 that holds a set value and that provides the set value to first input terminal SI.Type: GrantFiled: December 16, 2008Date of Patent: May 14, 2013Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Koichiro Noguchi, Yoshio Kameda, Koichi Nose, Masayuki Mizuno, Toshinobu Ono
-
Patent number: 8399960Abstract: A plurality of semiconductor chips are juxtaposed, each having an electromagnetic induction coil disposed thereon. A signal is transmitted by way of electromagnetic induction between the electromagnetic induction coils disposed on a pair of adjacent semiconductor chips.Type: GrantFiled: February 20, 2009Date of Patent: March 19, 2013Assignee: NEC CorporationInventors: Yoshihiro Nakagawa, Koichiro Noguchi, Yoshio Kameda, Masayuki Mizuno
-
Publication number: 20120062301Abstract: A control voltage generating circuit according to an aspect of the present invention includes: a reference voltage unit that includes a plurality of first transistors of the same conductivity type connected in series between a first power supply and a second power supply, and generates a drain voltage of one of the plurality of first transistor as a reference voltage; and a voltage conversion unit that includes a plurality of second transistors connected in series between the first power supply and the second power supply and having the same conductivity type as that of the reference voltage, supplies the reference voltage to a gate of one of the plurality of second transistors, and outputs a drain voltage of one of the plurality of second transistors as a control voltage.Type: ApplicationFiled: September 9, 2011Publication date: March 15, 2012Applicant: Renesas Electronics CorporationInventors: Koichiro Noguchi, Koichi Nose
-
Publication number: 20120025790Abstract: An electronic circuit includes: a first power line capable of supplying power; a second power line capable of supplying power independently from the first power line; a main circuit connected to the second power line; a detector that detects the supply of power from the first power line or the second power line; and a controller connected to the first power line and the second power line, wherein the controller controls a voltage or a current supplied from the first power line and supplies the voltage or the current to the main circuit when the detector detects supply of power from the first power line.Type: ApplicationFiled: February 9, 2010Publication date: February 2, 2012Applicant: NEC CORPORATIONInventors: Koichiro Noguchi, Koichi Nose, Yoshihiro Nakagawa, Masayuki Mizuno
-
Publication number: 20120018726Abstract: A semiconductor wafer in which a plurality of regions, designed to become semiconductor chips are provided in a matrix array with interposition of a dicing line(s) respectively separating the regions. The semiconductor wafer comprises: a plurality of test pads provided in an area(s) of the semiconductor wafer disposed between the semiconductor chips, inclusive of the dicing line(s); an inter-test pad interconnect(s) provided in parallel with the test pads in the area(s) of the semiconductor wafer disposed between the regions to become semiconductor chips; the inter-test pad interconnect(s) being connected to the test pads; and an inter-chip interconnect that interconnects at least two of the regions designed to become semiconductor chips; the inter-test pad interconnect being electrically connected to the inter-chip interconnect.Type: ApplicationFiled: March 23, 2010Publication date: January 26, 2012Inventors: Yoshihiro Nakagawa, Koichi Nose, Koichiro Noguchi, Masamoto Tago, Shinichi Uchida, Yoshiyuki Sato
-
Publication number: 20110260747Abstract: A semiconductor device (1) includes a semiconductor wafer (11) on which a plurality of semiconductor chip forming regions (1A) is formed, a circuit section (12) which is provided within each of the semiconductor chip forming regions (1A) of the semiconductor wafer (11), a control circuit section (14), provided within each of the semiconductor chip forming regions (1A) and connected to the circuit section (12), that controls electric power supplied to the circuit section (12), a power supply line (18) connected to the plurality of control circuit section (14), and a reference power line (17) connected to the plurality of control circuit section (14). In each of the control circuit sections (14), a voltage of electric power supplied from the power supply line (18) is controlled on the basis of a reference voltage from the reference power line (17).Type: ApplicationFiled: December 22, 2009Publication date: October 27, 2011Inventors: Yoshio Kameda, Yoshihiro Nakagawa, Koichiro Noguchi, Masayuki Mizuno, Koichi Nose
-
Publication number: 20110012228Abstract: A plurality of semiconductor chips are juxtaposed, each having an electromagnetic induction coil disposed thereon. A signal is transmitted by way of electromagnetic induction between the electromagnetic induction coils disposed on a pair of adjacent semiconductor chips.Type: ApplicationFiled: February 20, 2009Publication date: January 20, 2011Applicant: NEC CorporationInventors: Yoshihiro Nakagawa, Koichiro Noguchi, Yoshio Kameda, Masayuki Mizuno
-
Publication number: 20110006443Abstract: Disclosed is a semiconductor device composed of a plurality of semiconductor integrated circuits and a plurality of coils. During the production process of the semiconductor device, the plurality of coils are so arranged that the coil surfaces are generally perpendicular to the front surface of a chip of the semiconductor integrated circuits wherein metal films are laminated. A signal is transmitted between a pair of adjacent coils among the plurality of coils.Type: ApplicationFiled: February 19, 2009Publication date: January 13, 2011Applicant: NEC CORPORATIONInventors: Koichiro Noguchi, Yoshio Kameda, Yoshihiro Nakagawa, Masayuki Mizuno
-
Publication number: 20100321054Abstract: A semiconductor inspecting device comprises a probe card for transmitting a signal or power supply to semiconductor wafers having one or more subject chips formed therein, and is constituted such that the first semiconductor wafer faces the first face of the probe card and such that the second semiconductor wafer faces the second face of the probe card on the opposite side of the first face. The probe card includes one or more inspecting chips, which can perform non-contact transmissions with the first subject chip in the first semiconductor wafer and the second subject chip in the second semiconductor wafer.Type: ApplicationFiled: February 5, 2009Publication date: December 23, 2010Inventors: Yoshio Kameda, Masamoto Tago, Yoshihiro Nakagawa, Koichiro Noguchi
-
Publication number: 20100283497Abstract: A semiconductor test apparatus, semiconductor device, and test method are provided that enable the realization of a high-speed delay test. Semiconductor test apparatuses (1a-1c) include: flip-flops (11) each provided with first input terminal SI, second input terminal D, mode terminal SE that accepts a mode signal indicating either a first mode or a second mode, clock terminal CK that accepts a clock signal, and output terminal Q, the flip-flops (11) selecting first input terminal SI when the mode signal indicates the first mode, selecting second input terminal D when the mode signal indicates the second mode, and holding information being received by the input terminal that was selected based on the mode signal in synchronization with the clock signal and supplying as output from output terminal Q; and hold unit 12 that holds a set value and that provides the set value to first input terminal SI.Type: ApplicationFiled: December 16, 2008Publication date: November 11, 2010Applicants: NEC CORPORATION, RENESAS ELECTRONICS CORPORATIONInventors: Koichiro Noguchi, Yoshio Kameda, Koichi Nose, Masayuki Mizuno, Toshinobu Ono