Patents by Inventor Krishnan Srinivasan
Krishnan Srinivasan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240143891Abstract: Embodiments herein describe a network on chip (NoC) that implements multi-path routing (MPR) between an ingress logic block and an egress logic block. The multiple paths between the ingress and egress logic blocks can be assigned different alias destination IDs corresponding to the same destination ID. The NoC can use the alias destination IDs to route the packets along the different paths through interconnected switches in the NoC.Type: ApplicationFiled: November 2, 2022Publication date: May 2, 2024Inventors: Surya Rajendra Swamy Saranam CHONGALA, Nikhil Arun DHUME, Krishnan SRINIVASAN, Dinesh D. GAITONDE
-
LOAD TESTING AND PERFORMANCE BENCHMARKING FOR LARGE LANGUAGE MODELS USING A CLOUD COMPUTING PLATFORM
Publication number: 20240143414Abstract: The techniques disclosed herein enable systems to perform repeatable and iterative load testing and performance benchmarking for artificial intelligence models deployed in a cloud computing environment. This is achieved by utilizing load profiles and representative workloads generated based on the load profiles to evaluate an artificial intelligence model under various workload contexts. The representative workload is then executed by the artificial intelligence model utilizing available computing infrastructure. Performance metrics are extracted from the execution and analyzed to provide insight into various performance dynamics such as the relationship between latency and data throughput. In addition, load profiles and input datasets are dynamically adjusted to evaluate different scenarios and use cases enabling the system to automatically test the artificial intelligence model across diverse applications.Type: ApplicationFiled: October 27, 2022Publication date: May 2, 2024Inventors: Sanjay RAMANUJAN, Rakesh KELKAR, Hari Krishnan SRINIVASAN, Karthik RAMAN, Hema Vishnu POLA, Sagar TANEJA, Mradul KARMODIYA -
Publication number: 20240111704Abstract: Embodiments herein describe a NoC where its internal switches have buffers with pods that can be assigned to different virtual channels. A subset of the pods in a buffer can be grouped together to form a VC. In this manner, different pod groups in a buffer can be assigned to different VCs (or to different types of NoC data units), where VCs that transmit wider data units can be assigned more pods than VCs that transmit narrower data units.Type: ApplicationFiled: October 4, 2022Publication date: April 4, 2024Inventors: Krishnan SRINIVASAN, Abbas MORSHED, Sagheer AHMAD
-
Publication number: 20240111693Abstract: Techniques to provide transaction redundancy in an IC include receiving an original memory access request directed to a first memory aperture, constructing a redundant memory access directed to a second memory aperture, and selectively returning a response of the first or second memory aperture to an originator based on contents of the responses. For a write operation, if acknowledgement indicators of the responses indicate success, a response is returned to the originator. For a read operation, if acknowledgement indicators of the responses indicate success and data returned in the response match one another, a response is returned to the originator. If the acknowledgement indicators indicate success, but the data does not match, a retry of the original and redundant read requests is initiated. If any of the acknowledgement indicators do not indicate success, an error is declared. In a mixed-criticality embodiment, the redundant memory access request may be constructed selectively.Type: ApplicationFiled: September 30, 2022Publication date: April 4, 2024Inventors: Krishnan SRINIVASAN, Ygal ARBEL, Sagheer AHMAD, Sarosh I. AZAD, Pramod BHARDWAJ, Yanran CHEN, James MURRAY
-
Patent number: 11928921Abstract: A platform for providing projections, predictions, and recommendations for casino and gaming environments. The platform leverages machine learning and cognitive computing to determine and present casino promotions. The platform presents this information in a way which is natural and timely for casino operational executives to understand and act upon. The platform can optimize casino promotions based on player and casino analytics.Type: GrantFiled: May 18, 2020Date of Patent: March 12, 2024Assignee: Gaming Analytics Inc.Inventors: Kiran Brahmandam, Krishnan Srinivasan, Boyue Shen
-
Publication number: 20240045822Abstract: Embodiments herein describe a decentralized chip-to-chip (C2C) interface architecture to transport memory mapped traffic amongst heterogeneous IC devices in a packetized, scalable, and configurable manner. An IC chip may include functional circuitry that exchanges memory-mapped traffic with an off-chip device, a NoC that packetizes and de-packetizes memory-mapped traffic and routes the packetized memory-mapped traffic between the functional circuitry and the off-chip device, and NoC inter-chip bridge (NICB) circuitry that interfaces between the NoC and the off-chip device over C2C interconnections. The NICB circuitry may be configurable in a full mode to map packetized memory-mapped traffic to the C2C interconnections in a 1:1 fashion and in a compressed to map packetized memory-mapped traffic to the C2C interconnections in a less-than 1:1 fashion.Type: ApplicationFiled: August 2, 2022Publication date: February 8, 2024Inventors: Krishnan SRINIVASAN, Ygal ARBEL, Sagheer AHMAD, Abbas MORSHED
-
Patent number: 11892966Abstract: Systems, methods, and apparatuses are described that enable IC architectures to enable a single anchor to connect to and accept a variety of chiplets at any port by way of a programming model that enables the anchor or chiplet to dynamically adapt to configurations, requirements, or aspects of any coupled component and provide an interface for the coupled components.Type: GrantFiled: December 14, 2021Date of Patent: February 6, 2024Assignee: XILINX, INC.Inventors: Krishnan Srinivasan, Ygal Arbel, Sagheer Ahmad
-
Patent number: 11887558Abstract: An integrated circuit (IC) includes a video buffer memory and display driver circuitry. The video buffer memory includes a buffer memory map. The video buffer memory stores one or more raster lines of video data organized as tiled lines. Each of the tiled lines including two quartiles. The display driver circuitry is coupled to the video buffer memory. The display driver circuitry writes data associated with a portion of a first data line to a first one of the two quartiles of a first one of the tiled lines, and updates the buffer memory map. Further, the display driver determines a full display line being present within the video buffer memory based on the buffer memory map. The display driver further outputs the full display line to a display device.Type: GrantFiled: May 8, 2023Date of Patent: January 30, 2024Assignee: XILINX, INC.Inventors: Krishnan Srinivasan, Qingyi Sheng, Kam-Wang Li
-
Publication number: 20230370392Abstract: An integrated circuit (IC) includes a Network-on-Chip (NoC). The NoC includes a plurality of NoC master circuits, a plurality of NoC slave circuits, and a plurality of switches. The plurality of switches are interconnected and communicatively link the plurality of NoC master circuits with the plurality of NoC slave circuits. The plurality of switches are configured to receive data of different widths during operation and implement different operating modes for forwarding the data based on the different widths.Type: ApplicationFiled: May 13, 2022Publication date: November 16, 2023Applicant: Xilinx, Inc.Inventors: Krishnan Srinivasan, Sagheer Ahmad, Ygal Arbel, Aman Gupta
-
Patent number: 11755511Abstract: Transmitter circuitry includes inversion circuitry, first transform circuitry, and selection circuitry. The inversion circuitry generates a first transformed data word by inverting one or more of a plurality of bits of a first data word. The first transform circuitry generates a second transformed data word by performing a first invertible operation on the first data word and a second data word. The selection circuitry selects one of the first data word, the first transformed data word, and the second transformed data word based on a first number of bit inversions between the first data word and the second data word, a second number of bit inversions between the first transformed data word and the second data word, and a third number of bit inversions between the second transformed data word and the second data word. The selection circuitry further outputs the selected data word.Type: GrantFiled: August 25, 2021Date of Patent: September 12, 2023Assignee: XILINX, INC.Inventors: Krishnan Srinivasan, Sagheer Ahmad
-
Publication number: 20230244628Abstract: Embodiments herein describe using an adaptive chip-to-chip (C2C) interface to interconnect two chips, wherein the adaptive C2C interface includes circuitry for performing multiple different C2C protocols to communicate with the other chip. One or both of the chips in the C2C connection can include the adaptive C2C interface. During boot time, the adaptive C2C interface is configured to perform one of the different C2C protocols. During runtime, the chip then uses the selected C2C protocol to communicate with the other chip in the C2C connection.Type: ApplicationFiled: January 31, 2022Publication date: August 3, 2023Inventors: Krishnan SRINIVASAN, Sagheer AHMAD, Ygal ARBEL, Millind MITTAL
-
Publication number: 20230177146Abstract: Embodiments herein describe offloading encryption activities to a network interface controller/card (NIC) (e.g., a SmartNIC) which frees up server compute resources to focus on executing customer applications. In one embodiment, the smart NIC includes a system on a chip (SoC) implemented on an integrated circuit (IC) that includes an embedded processor. Instead of executing a transport layer security (TLS) stack entirely in the embedded processor, the embodiments herein offload certain TLS tasks to a Public Key Infrastructure (PKI) accelerator such as generating public-private key pairs.Type: ApplicationFiled: December 6, 2021Publication date: June 8, 2023Inventors: Jaideep DASTIDAR, Aman GUPTA, Krishnan SRINIVASAN, Sagheer AHMAD
-
Publication number: 20230141709Abstract: Systems, methods, and apparatuses are described that enable IC architectures to enable a single anchor to connect to and accept a variety of chiplets at any port by way of a programming model that enables the anchor or chiplet to dynamically adapt to configurations, requirements, or aspects of any coupled component and provide an interface for the coupled components.Type: ApplicationFiled: December 14, 2021Publication date: May 11, 2023Inventors: Krishnan SRINIVASAN, Ygal ARBEL, Sagheer AHMAD
-
Publication number: 20230125457Abstract: Synthetic molecular tags are placed on an item at various points in a supply chain to create a molecular record of movement through the supply chain. Associations between each unique synthetic molecular tag and individual locations in the supply chain are stored in an electronic record which may be maintained in the cloud. The synthetic molecular tags are collected from the item and sequenced to determine movement of the item through the supply chain by reference to the electronic record. The synthetic molecular tags can be used for identifying recalled items based on locations in the supply chain associated with a recall. The synthetic molecular tags may be polynucleotides such as deoxyribose nucleic acid (DNA). The item may be any type of item including food.Type: ApplicationFiled: October 26, 2021Publication date: April 27, 2023Inventors: Yuan-Jyue CHEN, Karin STRAUSS, Bichlien Hoang NGUYEN, Jonathan Bernard LESTER, Hari Krishnan SRINIVASAN, Upendra SINGH, Peeyush KUMAR, Ranveer CHANDRA, Anirudh BADAM, Michael McNab BASSANI
-
Patent number: 11636061Abstract: Embodiments herein describe on-demand packetization where data that is too large to be converted directly into data words (DWs) for a chip-to-chip (C2C) interface are packetized instead. When identifying a protocol word that is larger than the DW of the C2C interface, a protocol layer can perform packetization where a plurality of protocol words are packetized and sent as a transfer. In one embodiment, the protocol layer removes some or all of the control data or signals in the protocol words so that the protocol words no longer exceed the size of the DW. These shortened protocol words can then be mapped to DWs and transmitted as separate packets on the C2C. The protocol layer can then collect the portion of the control data that was removed from the protocol words and transmit this data as a separate packet on the C2C interface.Type: GrantFiled: September 1, 2021Date of Patent: April 25, 2023Assignee: XILINX, INC.Inventors: Krishnan Srinivasan, Sagheer Ahmad, Ygal Arbel
-
Publication number: 20230069505Abstract: Transmitter circuitry includes inversion circuitry, first transform circuitry, and selection circuitry. The inversion circuitry generates a first transformed data word by inverting one or more of a plurality of bits of a first data word. The first transform circuitry generates a second transformed data word by performing a first invertible operation on the first data word and a second data word. The selection circuitry selects one of the first data word, the first transformed data word, and the second transformed data word based on a first number of bit inversions between the first data word and the second data word, a second number of bit inversions between the first transformed data word and the second data word, and a third number of bit inversions between the second transformed data word and the second data word. The selection circuitry further outputs the selected data word.Type: ApplicationFiled: August 25, 2021Publication date: March 2, 2023Inventors: Krishnan SRINIVASAN, Sagheer AHMAD
-
Publication number: 20230066736Abstract: Embodiments herein describe on-demand packetization where data that is too large to be converted directly into data words (DWs) for a chip-to-chip (C2C) interface are packetized instead. When identifying a protocol word that is larger than the DW of the C2C interface, a protocol layer can perform packetization where a plurality of protocol words are packetized and sent as a transfer. In one embodiment, the protocol layer removes some or all of the control data or signals in the protocol words so that the protocol words no longer exceed the size of the DW. These shortened protocol words can then be mapped to DWs and transmitted as separate packets on the C2C. The protocol layer can then collect the portion of the control data that was removed from the protocol words and transmit this data as a separate packet on the C2C interface.Type: ApplicationFiled: September 1, 2021Publication date: March 2, 2023Inventors: Krishnan SRINIVASAN, Sagheer AHMAD, Ygal ARBEL
-
Publication number: 20230036531Abstract: Some examples described herein provide a buffer memory pool circuitry that comprises a plurality of buffer memory circuits that store an entry identifier, a payload portion, and a next-entry pointer. The buffer memory pool circuitry further comprises a processor configured to identify an allocation request for a first virtual channel associated with a sequence of buffer memory circuits and comprising a start pointer identifying an initial buffer memory circuit. The processor is further configured to program the first virtual channel circuit based on setting the start pointer for the first virtual channel circuit to be equal to the entry identifier of the initial buffer memory circuit. The processor is also configured to monitor usage. A length of the sequence of buffer memory circuits of the first virtual channel circuit is defined by a start pointer for a second virtual channel circuit subsequent to the first virtual channel circuit.Type: ApplicationFiled: July 29, 2021Publication date: February 2, 2023Applicant: XILINX, INC.Inventors: Krishnan SRINIVASAN, Shishir KUMAR, Sagheer AHMAD, Abbas MORSHED, Aman GUPTA
-
Publication number: 20220277018Abstract: Examples are disclosed that relate to an energy data platform. One example provides a method comprising receiving a first energy data set having a first data format, and a second energy data set having a second data format, and ingesting the first energy data set and the second energy data set by automatically converting one or more of the first energy data set and the second energy data set into a standard data format. The method further comprises receiving a request from a first application to provide the first energy data set in the first data format, and in response, providing the first energy data set in the first data format, and receiving a request from a second application to provide the first energy data set in the standard data format, and in response, providing the first energy data set in the standard data format.Type: ApplicationFiled: May 17, 2021Publication date: September 1, 2022Applicant: Microsoft Technology Licensing, LLCInventors: Mehmet Kadri UMAY, Imran SIDDIQUE, Hari Krishnan SRINIVASAN, Nayana Singh PATEL
-
Publication number: 20220269842Abstract: A computing device including a processor is provided. For one or more emissions factors, the processor may be configured to receive respective emissions factor data including sensor data received from one or more sensors and user-specified data received at a user interface. The processor may be further configured to receive a plurality of virtual sensor models. Each virtual sensor model may include one or more respective virtual sensor model parameters. At least in part by applying the virtual sensor models to the emissions factor data, the processor may be further configured to compute a plurality of virtual sensor readouts. The processor may be further configured to generate a greenhouse gas emissions estimate from the virtual sensor readouts. The processor may be further configured to convey an indication of the greenhouse gas emissions estimate to the user interface for output on one or more output devices.Type: ApplicationFiled: May 4, 2021Publication date: August 25, 2022Applicant: Microsoft Technology Licensing, LLCInventors: Mehmet Kadri UMAY, Imran SIDDIQUE, Hari Krishnan SRINIVASAN, Nayana Singh PATEL, Jyothsna Devi BIJJAM