Patents by Inventor Kuang-Hsiang Liu
Kuang-Hsiang Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150002377Abstract: An organic light-emitting diode display panel is disclosed herein. The organic light-emitting diode display panel includes display units. Each of display units includes an organic light-emitting element, a light-driving circuit and stages of shift register connected in series. The light-driving circuit drives the organic light-emitting element according to a light-emitting control signal. Each of the stages of the shift register includes a shift register circuit and a control signal output circuit. The shift register circuit generates a current stage shift signal according to a previous stage shift signal and a first clock signal. The control signal output circuit outputs the light-emitting control signal according to the current stage shift signal and a previous stage carry signal. The enabling period of the light-emitting control signal is determined by the time period between the enabling period of the current stage shift signal and the previous stage carry signal.Type: ApplicationFiled: March 28, 2014Publication date: January 1, 2015Applicant: AU Optronics CorporationInventor: Kuang-Hsiang LIU
-
Publication number: 20140355731Abstract: An Nth shift register unit includes an input circuit, a voltage regulator, and an output circuit. The input circuit is disposed to control a voltage at a control node of the Nth shift register unit according to a first scan signal of an (N?K)th shift register unit or a second scan signal of an (N+K)th shift register unit. The voltage regulator includes a first coupling element coupled to a first clock, a first switch disposed to receive the voltage at the control node and generate a reverse bias for reducing current leakage, and a switch control unit disposed to control the first switch according to the first clock. The output circuit is disposed to output a third scan signal.Type: ApplicationFiled: November 13, 2013Publication date: December 4, 2014Applicant: AU Optronics Corp.Inventors: Ling-Ying Chien, Kuang-Hsiang Liu, Chen-Ming Chen
-
Patent number: 8860651Abstract: A gate driver includes cascade-connected driving stages. Each of the driving stages includes a first shift register circuit and a second shift register circuit. The first shift register circuit is configured for outputting a present stage driving signal and a next stage driving signal. The second shift register circuit is electrically coupled to the first shift register circuit and configured for outputting a present stage gate signal, a first next stage gate signal, and a second next stage gate signal. Furthermore, a display panel is also provided herein.Type: GrantFiled: April 27, 2012Date of Patent: October 14, 2014Assignee: AU Optronics CorporationInventors: Chien-Chang Tseng, Kuang-Hsiang Liu, Yu-Hsin Ting, Shih-Hsiang Chou, Ting-Jui Chang
-
Publication number: 20140219412Abstract: A shift register circuit and a shading waveform generating method are disclosed. The shift register circuit includes plural stages of shift registers. Each stage of the shift register includes an output transistor, an input unit and a gate-shading circuit. The output transistor is configured for generating an output signal of the stage of the shift register. The input unit is configured for controlling a voltage level on a gate terminal of the output transistor. The gate-shading circuit includes a first switch, a second switch and a third switch. The first switch is configured for outputting a control signal. The second switch is configured for pulling down the voltage level on the gate terminal of the output transistor according to the control signal. The third switch is configured for pulling down a level on an output terminal of the output transistor according to the control signal.Type: ApplicationFiled: September 12, 2013Publication date: August 7, 2014Applicant: AU Optronics CorporationInventors: Ling-Ying CHIEN, Kuang-Hsiang LIU, Yu-Hsin TING
-
Patent number: 8724406Abstract: A bidirectional shift register includes a first register circuit and a second register circuit. The first register circuit includes a first register stage and a first output buffer stage with n numbers of scanning signal output ends. The first register stage is electrically coupled to a third voltage source. The first output buffer stage is electrically coupled to a second voltage source and a first voltage source. The second register circuit has a similar circuit structure to the first register circuit; wherein the first register circuit and the second register circuit each use n+1 numbers clock signal lines, and the n is a positive integer.Type: GrantFiled: June 15, 2012Date of Patent: May 13, 2014Assignee: AU Optronics Corp.Inventors: Chien-Chang Tseng, Kuang-Hsiang Liu, Yu-Hsin Ting
-
Publication number: 20140071109Abstract: An electrostatic discharge protection circuit and a display apparatus are provided. The electrostatic discharge protection circuit adapted to the display apparatus having a display panel which has a signal line and a common voltage line. The electrostatic discharge protection circuit includes a first switching unit and a second switching unit. The first switching unit is electrically coupled to the signal line. The second switching unit is electronically coupled between the first switching unit and the common voltage line. When the display apparatus is shut down, the first switching unit and the second switching unit form a conductive path. When the display apparatus is turned on, the first switching unit receives a first control signal, and the second switching unit receives a second control signal, so that at least one of the first switching unit and the second switching unit is turned off at the same time.Type: ApplicationFiled: May 2, 2013Publication date: March 13, 2014Applicant: Au Optronics CorporationInventors: Chien-Chang Tseng, Kuang-Hsiang Liu, Ya-Ting Yang
-
Publication number: 20140062847Abstract: A shift register circuit includes a first shift register string and a second shift register string. The first shift register string is configured to receive a first start signal and output a first-stage control signal. The second shift register string, electrically connected to the first shift register string, is configured to receive the first-stage control signal and a second start signal and output the first pulse of a first-stage scan signal according to the first-stage control signal and the second start signal and consequently output the second pulse of the first-stage scan signal according to the second start signal; wherein the first and second pulses are configured to have different pulse widths. A driving method of a shift register circuit is also provided.Type: ApplicationFiled: May 20, 2013Publication date: March 6, 2014Applicant: AU OPTRONICS CORP.Inventors: LING-YING CHIEN, KUANG-HSIANG LIU, YU-HSIN TING
-
Publication number: 20130222357Abstract: A gate driver for driving a TFT-LCD panel includes a number of gate-driver circuits arranged in groups and stages. Each gate-driver circuit has a main driver and an output section. The main driver is used to provide a charging signal to the output section which has two or more output circuits. Each of the output circuits is configured to provide a gate-line signal in response to the charging signal and a clock signal. The gate-driver circuit uses fewer switching elements, such as thin-film transistors, than the conventional circuit. When the gate driver is integrated in a TFT-LCD display panel and disposed within the periphery area around the display area, it is desirable to reduce or minimize the number of switching elements in the gate driver so that the periphery area can be reduced.Type: ApplicationFiled: February 23, 2012Publication date: August 29, 2013Inventors: Chien-Chang TSENG, Kuang-Hsiang LIU, Sheng-Chao LIU, Che-Chia CHANG, Ling-Ying CHIEN
-
Publication number: 20130173870Abstract: A bidirectional shift register includes a first register circuit and a second register circuit. The first register circuit includes a first register stage and a first output buffer stage with n numbers of scanning signal output ends. The first register stage is electrically coupled to a third voltage source. The first output buffer stage is electrically coupled to a second voltage source and a first voltage source. The second register circuit has a similar circuit structure to the first register circuit; wherein the first register circuit and the second register circuit each use n+1 numbers clock signal lines, and the n is a positive integer.Type: ApplicationFiled: June 15, 2012Publication date: July 4, 2013Applicant: AU OPTRONICS CORP.Inventors: Chien-Chang TSENG, Kuang-Hsiang Liu, Yu-Hsin Ting
-
Publication number: 20130135284Abstract: A gate driver includes cascade-connected driving stages. Each of the driving stages includes a first shift register circuit and a second shift register circuit. The first shift register circuit is configured for outputting a present stage driving signal and a next stage driving signal. The second shift register circuit is electrically coupled to the first shift register circuit and configured for outputting a present stage gate signal, a first next stage gate signal, and a second next stage gate signal. Furthermore, a display panel is also provided herein.Type: ApplicationFiled: April 27, 2012Publication date: May 30, 2013Applicant: AU Optronics CorporationInventors: Chien-Chang TSENG, Kuang-Hsiang Liu, Yu-Hsin Ting, Shih-Hsiang Chou, Ting-Jui Chang
-
Publication number: 20130127797Abstract: A gate driving circuit includes a shift register circuit and an auxiliary circuit which are disposed at different sides of a pixel array. The shift register circuit includes an (N?1)th shift register stage for generating an (N?1)th gate signal according to a first clock, an Nth shift register stage for generating an Nth gate signal according to a second clock, and an (N+1)th shift register stage for generating an (N+1)th gate signal according to a third clock. The auxiliary circuit includes a first transistor. The first transistor performs the signal voltage stabilization and level switching acceleration operations on the Nth gate signal according to the (N?1)th gate signal and the second clock.Type: ApplicationFiled: April 9, 2012Publication date: May 23, 2013Inventors: Chien-Chang Tseng, Kuang-Hsiang Liu, Ya-Ting Yang
-
Patent number: 8411074Abstract: A high-reliability gate driving circuit includes a plurality of odd shift register stages and a plurality of even shift register stages. Each odd shift register stage generates a corresponding gate signal furnished to a corresponding odd gate line according to a first clock and a second clock having a phase opposite to the first clock, and further functions to pull down a gate signal of at least one even gate line or at least one odd gate line different from the corresponding odd gate line. Each even shift register stage generates a corresponding gate signal furnished to a corresponding even gate line according to a third clock and a fourth clock having a phase opposite to the third clock, and further functions to pull down a gate signal of at least one odd gate line or at least one even gate line different from the corresponding even gate line.Type: GrantFiled: June 21, 2009Date of Patent: April 2, 2013Assignee: AU Optronics Corp.Inventors: Sheng-Chao Liu, Kuang-Hsiang Liu
-
Patent number: 8405787Abstract: A tri-gate pixel structure includes three sub-pixel regions, three gate lines, a data line, three thin film transistors (TFTs), three pixel electrodes, and a common line. The gate lines are disposed along a first direction, and the data line is disposed along a second direction. The TFTs are disposed in the sub-pixel regions respectively, wherein each TFT has a gate electrode electrically connected to a corresponding gate line, a source electrode electrically connected to the data line, and a drain electrode. The three pixel electrodes are disposed in the three sub-pixel regions respectively, and each pixel electrode is electrically connected to the drain electrode of one TFT respectively. The common line crosses the gate lines and partially overlaps the three gate lines, and the common line and the three pixel electrodes are partially overlapped to respectively form three storage capacitors.Type: GrantFiled: March 17, 2009Date of Patent: March 26, 2013Assignee: AU Optronics Corp.Inventors: Sheng-Chao Liu, Hsiang-Lin Lin, Kuang-Hsiang Liu, Ching-Huan Lin, Ming-Tien Lin
-
Patent number: 8294651Abstract: A liquid crystal display (LCD) is provided. The LCD includes a display panel and a voltage supply device (VSD). The display panel includes a plurality of scan lines, a plurality of data lines disposed substantially perpendicularly with the scan lines, and a plurality of pixels. The pixels are respectively electrically connected with the corresponding data line and the corresponding scan line, and are arranged in an array. Each of the pixels includes a common line and a compensation line, wherein the common line is located in the transparent area to receive a common voltage, and the compensation line is located in the reflection area to receive a stable voltage. The VSD is coupled to the compensation line of each of the pixels for continuously and correspondingly providing the stable voltage to the compensation line of each of the pixels.Type: GrantFiled: July 24, 2009Date of Patent: October 23, 2012Assignee: Au Optronics CorporationInventors: Ching-Huan Lin, Hsiang-Lin Lin, Shih-Chia Hsu, Sheng-Chao Liu, Kuang-Hsiang Liu
-
Patent number: 8259895Abstract: A bidirectional shift register includes first, second, third and fourth control signal bus lines for providing first, second, third and fourth control signals, Bi1, Bi2, Bi3 and Bi4, respectively, and a plurality of shift register stages electrically coupled in serial, each shift register stage having first and second input nodes, where the shift register stages are grouped into a first section and a second section, where the first and second input nodes of each shift register stage in the first section are electrically coupled to the first and second control signal bus lines for receiving the first and second control signals Bi1 and Bi2, respectively, and the first and second input nodes of each shift register stage in the second section are electrically coupled to the third and fourth control signal bus lines for receiving the third and fourth control signals Bi3 and Bi4, respectively.Type: GrantFiled: December 19, 2011Date of Patent: September 4, 2012Assignee: Au Optronics CorporationInventors: Sheng-Chao Liu, Kuang-Hsiang Liu, Chien-Chang Tseng, Tsang-Hong Wang
-
Publication number: 20120087461Abstract: A bidirectional shift register includes first, second, third and fourth control signal bus lines for providing first, second, third and fourth control signals, Bi1, Bi2, Bi3 and Bi4, respectively, and a plurality of shift register stages electrically coupled in serial, each shift register stage having first and second input nodes, where the shift register stages are grouped into a first section and a second section, where the first and second input nodes of each shift register stage in the first section are electrically coupled to the first and second control signal bus lines for receiving the first and second control signals Bi1 and Bi2, respectively, and the first and second input nodes of each shift register stage in the second section are electrically coupled to the third and fourth control signal bus lines for receiving the third and fourth control signals Bi3 and Bi4, respectively.Type: ApplicationFiled: December 19, 2011Publication date: April 12, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Sheng-Chao Liu, Kuang-Hsiang Liu, Chien-Chang Tseng, Tsang-Hong Wang
-
Patent number: 8102962Abstract: A bidirectional shift register includes first, second, third and four control signal bus lines for providing first, second, third and fourth control signals, Bi1, Bi2, Bi3 and Bi4, respectively, and a plurality of shift register stages electrically coupled in serial, each shift register stage having a first input node and a second input node, where the plurality of shift register stages is grouped into a first section and a second section, wherein the first and second input nodes of each shift register stage in the first section are electrically coupled to the first and second control signal bus lines for receiving the first and second control signals Bi1 and Bi2, respectively, and the first and second input nodes of each shift register stage in the second section are electrically coupled to the third and fourth control signal bus lines for receiving the third and fourth control signals Bi3 and Bi4, respectively.Type: GrantFiled: January 11, 2010Date of Patent: January 24, 2012Assignee: AU Optronics CorporationInventors: Sheng-Chao Liu, Kuang-Hsiang Liu, Chien-Chang Tseng, Tsang-Hong Wang
-
Publication number: 20110170656Abstract: A bidirectional shift register includes first, second, third and four control signal bus lines for providing first, second, third and fourth control signals, Bi1, Bi2, Bi3 and Bi4, respectively, and a plurality of shift register stages electrically coupled in serial, each shift register stage having a first input node and a second input node, where the plurality of shift register stages is grouped into a first section and a second section, wherein the first and second input nodes of each shift register stage in the first section are electrically coupled to the first and second control signal bus lines for receiving the first and second control signals Bi1 and Bi2, respectively, and the first and second input nodes of each shift register stage in the second section are electrically coupled to the third and fourth control signal bus lines for receiving the third and fourth control signals Bi3 and Bi4, respectively.Type: ApplicationFiled: January 11, 2010Publication date: July 14, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Sheng-Chao Liu, Kuang-Hsiang Liu, Chien-Chang Tseng, Tsang-Hong Wang
-
Publication number: 20110141073Abstract: A pixel array which comprises a display area, a plurality of scan lines and a plurality of drivers is provided. The display area has a first side, a second side in opposition to the first side and a plurality of pixels. The scan lines are electrically connected to the pixels, respectively. The drivers are electrically connected to the scan lines, respectively. The pixels are arranged along the first direction in sequence. The drivers are located on the first side and the second side of the display area, and are arranged along the second direction in sequence. The first direction is orthogonal to the second direction.Type: ApplicationFiled: July 27, 2010Publication date: June 16, 2011Inventors: Sheng-Chao LIU, Kuang-Hsiang Liu
-
Publication number: 20110080384Abstract: A flat panel display with a circuit protection structure is provided. The flat panel display includes a substrate, an electrode array control circuit, a driving circuit, a display panel, and a protection unit. The substrate has a first surface. The electrode array control circuit is formed on the first surface. The driving circuit is formed on the first surface and on one side of the electrode array control circuit. The display panel including a plurality of display particles is disposed on the electrode array control circuit. The electrode array control circuit controls operations of the display particles. The protection unit is formed on one side of the display panel to cover the driving circuit.Type: ApplicationFiled: October 1, 2010Publication date: April 7, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Sheng-Chao Liu, Kuang-Hsiang Liu