Patents by Inventor Kunihiko Gotoh
Kunihiko Gotoh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8692616Abstract: A folded cascode operational amplifier includes a constant current source to output a constant current; a differential input stage to output a part of the constant current as a differential current based on a voltage difference between voltages input to an inverting input terminal and a non-inverting input terminal, and connected to the constant current source; and an output stage to output a remaining current obtained by subtracting the differential current from the constant current as an output stage current, and connected parallel to the differential input stage facing the constant current source.Type: GrantFiled: January 7, 2013Date of Patent: April 8, 2014Assignee: Fujitsu LimitedInventor: Kunihiko Gotoh
-
Patent number: 8629797Abstract: A switched capacitor circuit, which is operable in two or more kinds of operation modes including a first and second operation modes, includes an amplifier and two or more internal capacitors with switches for controlling connection/disconnection of the capacitor. In the first operation mode that precedes the second operation mode, the switched capacitor circuit generates the first analog output voltage by using the first internal capacitor connected between an input terminal and output terminal of the amplifier by using its switches, the other internal capacitances connected between an input terminal of the amplifier and each analog input voltage supply by using its switches. In the second operation mode, the switched capacitor circuit generates the second analog output voltage with larger feedback factor of the amplifier than it in the first operation mode, by removing some of the internal capacitors, except the first internal capacitor, from the first operation mode.Type: GrantFiled: March 2, 2012Date of Patent: January 14, 2014Assignee: Fujtisu LimitedInventor: Kunihiko Gotoh
-
Publication number: 20130257637Abstract: A folded cascode operational amplifier includes a constant current source to output a constant current; a differential input stage to output a part of the constant current as a differential current based on a voltage difference between voltages input to an inverting input terminal and a non-inverting input terminal, and connected to the constant current source; and an output stage to output a remaining current obtained by subtracting the differential current from the constant current as an output stage current, and connected parallel to the differential input stage facing the constant current source.Type: ApplicationFiled: January 7, 2013Publication date: October 3, 2013Inventor: Kunihiko GOTOH
-
Publication number: 20120162000Abstract: A switched capacitor circuit, which is operable in two or more kinds of operation modes including a first and second operation modes, includes an amplifier and two or more internal capacitors with switches for controlling connection/disconnection of the capacitor. In the first operation mode that precedes the second operation mode, the switched capacitor circuit generates the first analog output voltage by using the first internal capacitor connected between an input terminal and output terminal of the amplifier by using its switches, the other internal capacitances connected between an input terminal of the amplifier and each analog input voltage supply by using its switches. In the second operation mode, the switched capacitor circuit generates the second analog output voltage with larger feedback factor of the amplifier than it in the first operation mode, by removing some of the internal capacitors, except the first internal capacitor, from the first operation mode.Type: ApplicationFiled: March 2, 2012Publication date: June 28, 2012Applicant: FUJITSU LIMITEDInventor: Kunihiko GOTOH
-
Patent number: 7986258Abstract: There is provided an analog-digital conversion cell being an analog-digital conversion cell that performs an N-bit analog-digital conversion (where N is a natural number) and including: a comparison circuit (202) comparing an analog input signal VI based on a plurality of reference voltages and outputting a first digital code DA selected from Q digital codes (where Q is a natural number equal to or more than 2N+1 and equal to or less than 2N+1?1) in accordance with a size of the analog input signal VI; a first logic operation circuit (203) outputting a second digital code DB selected from Q digital codes, which is expressed by DB=DA×KA+DB0 where a constant KA is a decimal number satisfying a condition of 1<KA<2 and DB0 is a constant, based on the first digital code DA; and an analog operation circuit (201) outputting an analog output signal VO expressed by VO=A×(VI?DA×KA×(VR/A)) where A and VR are constants, based on the first digital code DA and the analog input signal VI.Type: GrantFiled: February 2, 2010Date of Patent: July 26, 2011Assignee: Fujitsu LimitedInventors: Kunihiko Gotoh, Takeshi Takayama
-
Patent number: 7907076Abstract: A differential amplifier circuit is provided with an operational amplifier and a modulator. The operational amplifier includes a feedback capacitance, and amplifies an analog input signal and outputs an amplified analog output signal. The modulator is connected to a virtual ground point of an input terminal of the operational amplifier, and the modulator switches between a pair of inputted analog differential signals to alternately select one of the analog differential signals based on a predetermined modulation control signal, and outputs a selected analog differential signal. The differential amplifier circuit alternately folds and amplifies the analog input signal within a predetermined input level limit range to generate a signal having different polarities sequentially so as to start from a voltage potential of the virtual ground point at a timing of the modulation control signal. In addition, an converter apparatus is provided with the differential amplifier circuit.Type: GrantFiled: October 20, 2009Date of Patent: March 15, 2011Assignee: Semiconductor Technology Academic Research CenterInventors: Takeshi Yoshida, Yoshihiro Masui, Atsushi Iwata, Kunihiko Gotoh
-
Patent number: 7880532Abstract: There is provided a reference voltage generating circuit including: a first PN junction element (PN1) whose forward voltage is a first voltage V1; a second PN junction element (PN2) having a current density different from the first PN junction element and whose forward voltage is a second voltage V2 higher than the first voltage V1; and generating circuits (101 to 103) inputting the first voltage V1 and the second voltage V2 and generating a reference voltage expressed by A2×V2+A3×(A2×V2?A1×V1) in which A1, A2, and A3 are set to be coefficients, and in which A1 and A2 are different values.Type: GrantFiled: September 24, 2009Date of Patent: February 1, 2011Assignee: Fujitsu LimitedInventors: Toshiharu Takaramoto, Kunihiko Gotoh
-
Patent number: 7855596Abstract: A modulation ratio enhancement circuit increases the modulation ratio of a current signal which is ASK-modulated with signal data. A branch unit, an average value detection unit, a comparator and a buffer constitute a demodulation unit so that the signal data is demodulated from a current signal of which the modulation ratio is increased by the modulation ratio enhancement circuit.Type: GrantFiled: May 29, 2008Date of Patent: December 21, 2010Assignee: Fujitsu LimitedInventors: Daisuke Yamazaki, Kunihiko Gotoh
-
Patent number: 7732945Abstract: Disclosed is a rectifier circuit that realizes a low threshold voltage without using a process step to enable reduction in cost and in variation of devices. An NMOS transistor has a threshold voltage. In the transistor, a voltage to be rectified is inputted to a second node, and a rectified voltage is outputted to a first node. A threshold voltage generator is connected to a gate of the transistor and the first node. The generator generates a voltage and outputs it to the gate of the transistor. The voltage is a voltage which is elevated by the threshold voltage with respect to a voltage of the first node and is decreased by a microvoltage sufficiently small with respect to the threshold voltage. Thus, when the voltage of the second node is decreased by the microvoltage or more with respect to that of the first node, the transistor is turned on.Type: GrantFiled: February 23, 2005Date of Patent: June 8, 2010Assignee: Fujitsu LimitedInventors: Kunihiko Gotoh, Daisuke Yamazaki
-
Publication number: 20100134337Abstract: There is provided an analog-digital conversion cell being an analog-digital conversion cell that performs an N-bit analog-digital conversion (where N is a natural number) and including: a comparison circuit (202) comparing an analog input signal VI based on a plurality of reference voltages and outputting a first digital code DA selected from Q digital codes (where Q is a natural number equal to or more than 2N+1 and equal to or less than 2N+1?1) in accordance with a size of the analog input signal VI; a first logic operation circuit (203) outputting a second digital code DB selected from Q digital codes, which is expressed by DB=DA×KA+DB0 where a constant KA is a decimal number satisfying a condition of 1<KA<2 and DB0 is a constant, based on the first digital code DA; and an analog operation circuit (201) outputting an analog output signal VO expressed by VO=A×(VI?DA×KA×(VR/A)) where A and VR are constants, based on the first digital code DA and the analog input signal VI.Type: ApplicationFiled: February 2, 2010Publication date: June 3, 2010Applicant: FUJITSU LIMITEDInventors: Kunihiko GOTOH, Takeshi Takayama
-
Publication number: 20100103015Abstract: A differential amplifier circuit is provided with an operational amplifier and a modulator. The operational amplifier includes a feedback capacitance, and amplifies an analog input signal and outputs an amplified analog output signal. The modulator is connected to a virtual ground point of an input terminal of the operational amplifier, and the modulator switches between a pair of inputted analog differential signals to alternately select one of the analog differential signals based on a predetermined modulation control signal, and outputs a selected analog differential signal. The differential amplifier circuit alternately folds and amplifies the analog input signal within a predetermined input level limit range to generate a signal having different polarities sequentially so as to start from a voltage potential of the virtual ground point at a timing of the modulation control signal. In addition, an converter apparatus is provided with the differential amplifier circuit.Type: ApplicationFiled: October 20, 2009Publication date: April 29, 2010Inventors: Takeshi YOSHIDA, Yoshihiro MASUI, Atsushi IWATA, Kunihiko GOTOH
-
Publication number: 20100013540Abstract: There is provided a reference voltage generating circuit including: a first PN junction element (PN1) whose forward voltage is a first voltage V1; a second PN junction element (PN2) having a current density different from the first PN junction element and whose forward voltage is a second voltage V2 higher than the first voltage V1; and generating circuits (101 to 103) inputting the first voltage V1 and the second voltage V2 and generating a reference voltage expressed by A2×V2+A3×(A2×V2?A1×V1) in which A1, A2, and A3 are set to be coefficients, and in which A1 and A2 are different values.Type: ApplicationFiled: September 24, 2009Publication date: January 21, 2010Applicant: FUJITSU LIMITEDInventors: Toshiharu TAKARAMOTO, Kunihiko Gotoh
-
Patent number: 7642840Abstract: A reference voltage generator circuit is provided which is capable of stable generation of a reference voltage. A differential amplifier circuit has a non-inverting input terminal input with the voltage Vbe1 generated by a PNP transistor Q1 and an inverting input terminal input with an output signal thereof. A differential amplifier circuit has a non-inverting input terminal input with the voltage Vbe2 generated by a PNP transistor Q2 and an inverting input terminal input with the output signal of the differential amplifier circuit through a resistor R1 and also input with an output signal thereof through a resistor R2, to generate a reference voltage Vref.Type: GrantFiled: August 21, 2007Date of Patent: January 5, 2010Assignee: Fujitsu LimitedInventors: Hajime Kurata, Kunihiko Gotoh
-
Patent number: 7589587Abstract: In a feedback amplifier circuit, a first switching device executes an auto-zero operation by inputting a signal outputted from an amplifier to an input terminal of the amplifier during an auto-zero operation interval prior to an amplification interval. A first capacitor accumulates and holds an offset voltage at the output terminal of the amplifier during the auto-zero operation interval, and cancels an offset voltage at the input terminal of the amplifier by an accumulated and held offset voltage during an amplification interval subsequent to the auto-zero operation interval. A second switching device grounds the feedback point of the feedback circuit during the auto-zero operation interval. A second capacitor blocks a DC voltage, and accumulates and holds an offset voltage at an output terminal of the amplifier, and cancels an offset voltage at an input terminal of the amplifier by the accumulated and held offset voltage during an amplification interval.Type: GrantFiled: September 6, 2007Date of Patent: September 15, 2009Assignee: Semiconductor Technology Academic Research CenterInventors: Takeshi Yoshida, Yoshihiro Masui, Atsushi Iwata, Kunihiko Gotoh
-
Patent number: 7456774Abstract: An encoder circuit and A/D converter that can minimize the error of an encoder output with respect to all the possible combinations of thermometer codes are desired to be provided. To this end, an encoder circuit has a logic thereof configured to take a thermometer code as an input and to output as an encoded value a center value of a range in which one or more encoded values are distributed, the one or more encoded values corresponding to positions of one or more boundaries between “0” and “1” appearing in the thermometer code.Type: GrantFiled: August 16, 2007Date of Patent: November 25, 2008Assignee: Fujitsu LimitedInventors: Hiroyuki Nakamoto, Kunihiko Gotoh
-
Publication number: 20080224766Abstract: A modulation ratio enhancement circuit increases the modulation ratio of a current signal which is ASK-modulated with signal data. A branch unit, an average value detection unit, a comparator and a buffer constitute a demodulation unit so that the signal data is demodulated from a current signal of which the modulation ratio is increased by the modulation ratio enhancement circuit.Type: ApplicationFiled: May 29, 2008Publication date: September 18, 2008Applicant: FUJITSU LIMITEDInventors: Daisuke YAMAZAKI, Kunihiko GOTOH
-
Publication number: 20080106330Abstract: In a feedback amplifier circuit, a first switching device executes an auto-zero operation by inputting a signal outputted from an amplifier to an input terminal of the amplifier during an auto-zero operation interval prior to an amplification interval. A first capacitor accumulates and holds an offset voltage at the output terminal of the amplifier during the auto-zero operation interval, and cancels an offset voltage at the input terminal of the amplifier by an accumulated and held offset voltage during an amplification interval subsequent to the auto-zero operation interval. A second switching device grounds the feedback point of the feedback circuit during the auto-zero operation interval. A second capacitor blocks a DC voltage, and accumulates and holds an offset voltage at an output terminal of the amplifier, and cancels an offset voltage at an input terminal of the amplifier by the accumulated and held offset voltage during an amplification interval.Type: ApplicationFiled: September 6, 2007Publication date: May 8, 2008Inventors: Takeshi Yoshida, Yoshihiro Masui, Atsushi Iwata, Kunihiko Gotoh
-
Publication number: 20070290669Abstract: A reference voltage generator circuit is provided which is capable of stable generation of a reference voltage. A differential amplifier circuit has a non-inverting input terminal input with the voltage Vbe1 generated by a PNP transistor Q1 and an inverting input terminal input with an output signal thereof. A differential amplifier circuit has a non-inverting input terminal input with the voltage Vbe2 generated by a PNP transistor Q2 and an inverting input terminal input with the output signal of the differential amplifier circuit through a resistor R1 and also input with an output signal thereof through a resistor R2, to generate a reference voltage Vref.Type: ApplicationFiled: August 21, 2007Publication date: December 20, 2007Inventors: Hajime Kurata, Kunihiko Gotoh
-
Publication number: 20070285301Abstract: An encoder circuit and A/D converter that can minimize the error of an encoder output with respect to all the possible combinations of thermometer codes are desired to be provided. To this end, an encoder circuit has a logic thereof configured to take a thermometer code as an input and to output as an encoded value a center value of a range in which one or more encoded values are distributed, the one or more encoded values corresponding to positions of one or more boundaries between “0” and “1” appearing in the thermometer code.Type: ApplicationFiled: August 16, 2007Publication date: December 13, 2007Inventors: Hiroyuki Nakamoto, Kunihiko Gotoh
-
Class AB CMOS output circuit equipped with CMOS circuit operating by predetermined operating current
Patent number: 7301399Abstract: In a class AB CMOS output circuit provided with a CMOS circuit including first P and N channel transistors and operating by a predetermined operating current Io, a replica circuit is formed on a semiconductor substrate of the CMOS circuit, and includes a second P channel transistor having a size equal or similar to that of the first P channel transistor, and a second N channel transistor having a size equal or similar to that of the first N channel transistor. A bias voltage supply allows the second P and N channel transistors to operate based on a reference current Iref corresponding to the operating current Io, applies a first bias voltage as applied to the second P channel transistor to the first P channel transistor, and applies a second bias voltage as applied to the second N channel transistor to the first N channel transistor.Type: GrantFiled: November 28, 2005Date of Patent: November 27, 2007Assignee: Semiconductor Technology Academic Research CenterInventors: Takeshi Yoshida, Atsushi Iwata, Mamoru Sasaki, Kunihiko Gotoh