Patents by Inventor Kuo-Wei Chiang

Kuo-Wei Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240184195
    Abstract: In a method of manufacturing a photo mask, a resist layer is formed over a mask blank, which includes a mask substrate, a phase shift layer disposed on the mask substrate and a light blocking layer disposed on the phase shift layer. A resist pattern is formed by using a lithographic operation. The light blocking layer is patterned by using the resist pattern as an etching mask. The phase shift layer is patterned by using the patterned light blocking layer as an etching mask. A border region of the mask substrate is covered with an etching hard cover, while a pattern region of the mask substrate is opened. The patterned light blocking layer in the pattern region is patterned through the opening of the etching hard cover. A photo-etching operation is performed on the pattern region to remove residues of the light blocking layer.
    Type: Application
    Filed: January 12, 2024
    Publication date: June 6, 2024
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chun-Chieh TIEN, Cheng-Hsuen CHIANG, Chih-Ming CHEN, Cheng-Ming LIN, Yen-Wei HUANG, Hao-Ming CHANG, Kuo-Chin LIN, Kuan-Shien LEE
  • Patent number: 11996334
    Abstract: A method includes providing a first channel layer and a second channel layer over a substrate; forming a first patterned hard mask covering the first channel layer and exposing the second channel layer; selectively depositing a cladding layer on the second channel layer and not on the first patterned hard mask; performing a first thermal drive-in process; removing the first patterned hard mask; after removing the first patterned hard mask, forming an interfacial dielectric layer on the cladding layer and the first channel layer; and forming a high-k dielectric layer on the interfacial dielectric layer.
    Type: Grant
    Filed: December 20, 2022
    Date of Patent: May 28, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Chung-Wei Hsu, Kuo-Cheng Chiang, Mao-Lin Huang, Lung-Kun Chu, Jia-Ni Yu, Kuan-Lun Cheng, Chih-Hao Wang
  • Publication number: 20240155845
    Abstract: A method of forming a ferroelectric random access memory (FeRAM) device includes: forming a layer stack over a substrate, where the layer stack includes alternating layers of a first dielectric material and a word line (WL) material; forming first trenches extending vertically through the layer stack; filling the first trenches, where filling the first trenches includes forming, in the first trenches, a ferroelectric material, a channel material over the ferroelectric material, and a second dielectric material over the channel material; after filling the first trenches, forming second trenches extending vertically through the layer stack, the second trenches being interleaved with the first trenches; and filling the second trenches, where filling the second trenches includes forming, in the second trenches, the ferroelectric material, the channel material over the ferroelectric material, and the second dielectric material over the channel material.
    Type: Application
    Filed: January 16, 2024
    Publication date: May 9, 2024
    Inventors: TsuChing Yang, Hung-Chang Sun, Kuo Chang Chiang, Sheng-Chih Lai, Yu-Wei Jiang
  • Publication number: 20240145470
    Abstract: A method for processing an integrated circuit includes forming first and second gate all around transistors. The method forms a dipole oxide in the first gate all around transistor without forming the dipole oxide in the second gate all around transistor. This is accomplished by entirely removing an interfacial dielectric layer and a dipole-inducing layer from semiconductor nanosheets of the second gate all around transistor before redepositing the interfacial dielectric layer on the semiconductor nanosheets of the second gate all around transistor.
    Type: Application
    Filed: January 5, 2024
    Publication date: May 2, 2024
    Inventors: Lung-Kun CHU, Mao-Lin HUANG, Chung-Wei HSU, Jia-Ni YU, Kuo-Cheng CHIANG, Kuan-Lun CHENG, Chih-Hao WANG
  • Publication number: 20240136420
    Abstract: A thin film transistor includes a substrate, a semiconductor layer, a gate insulating layer, a gate, a source and a drain. The semiconductor layer is located above the substrate. The gate insulating layer is located above the semiconductor layer. The gate is located above the gate insulating layer and overlapping with the semiconductor layer. The gate includes a first portion, a second portion and a third portion. The first portion is extending along the surface of the gate insulating layer and directly in contact with the gate insulating layer. The second portion is separated from the gate insulating layer. Taking the surface of the gate insulating layer as a reference, the top surface of the second portion is higher than the top surface of the first portion. The third portion connects the first portion to the second portion. The source and the drain are electrically connected to the semiconductor layer.
    Type: Application
    Filed: December 1, 2022
    Publication date: April 25, 2024
    Applicant: AUO Corporation
    Inventors: Kuo-Jui Chang, Wen-Tai Chen, Chi-Sheng Chiang, Yu-Chuan Liao, Chien-Sen Weng, Ming-Wei Sun
  • Patent number: 11961840
    Abstract: A semiconductor device structure is provided. The device includes one or more first semiconductor layers, each first semiconductor layer of the one or more first semiconductor layers is surrounded by a first intermixed layer, wherein the first intermixed layer comprises a first material and a second material.
    Type: Grant
    Filed: August 9, 2022
    Date of Patent: April 16, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Mao-Lin Huang, Lung-Kun Chu, Chung-Wei Hsu, Jia-Ni Yu, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
  • Patent number: 11961913
    Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a source/drain feature on a semiconductor fin structure, a first isolation structure surrounding the semiconductor fin structure, source/drain spacers on the first isolation structure and surrounding a lower portion of the source/drain feature, a dielectric fin structure adjoining and in direct contact with the first isolation structure and one of the source/drain spacers, and an interlayer dielectric layer over the source/drain spacers and the dielectric fin structure and surrounding an upper portion of the source/drain feature.
    Type: Grant
    Filed: April 21, 2023
    Date of Patent: April 16, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Kuo-Cheng Chiang, Shi-Ning Ju, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang
  • Publication number: 20240120402
    Abstract: A semiconductor device structure, along with methods of forming such, are described. The semiconductor device structure includes a first dielectric feature extending along a first direction, the first dielectric feature comprising a first dielectric layer having a first sidewall and a second sidewall opposing the first sidewall, a first semiconductor layer disposed adjacent the first sidewall, the first semiconductor layer extending along a second direction perpendicular to the first direction, a second dielectric feature extending along the first direction, the second dielectric feature disposed adjacent the first semiconductor layer, and a first gate electrode layer surrounding at least three surfaces of the first semiconductor layer, and a portion of the first gate electrode layer is exposed to a first air gap.
    Type: Application
    Filed: November 19, 2023
    Publication date: April 11, 2024
    Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Jia-Ni YU, Kuo-Cheng CHIANG, Mao-Lin HUANG, Lung-Kun CHU, Chung-Wei HSU, Chun-Fu LU, Chih-Hao WANG, Kuan-Lun CHENG
  • Publication number: 20240113195
    Abstract: Semiconductor structures and methods for forming the same are provided. The semiconductor structure includes a plurality of first nanostructures formed over a substrate, and a dielectric wall adjacent to the first nanostructures. The semiconductor structure also includes a first liner layer between the first nanostructures and the dielectric wall, and the first liner layer is in direct contact with the dielectric wall. The semiconductor structure also includes a gate structure surrounding the first nanostructures, and the first liner layer is in direct contact with a portion of the gate structure.
    Type: Application
    Filed: February 22, 2023
    Publication date: April 4, 2024
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Jia-Ni YU, Lung-Kun CHU, Chun-Fu LU, Chung-Wei HSU, Mao-Lin HUANG, Kuo-Cheng CHIANG, Chih-Hao WANG
  • Publication number: 20240114690
    Abstract: A method of forming a three-dimensional (3D) memory device includes: forming, over a substrate, a layer stack having alternating layers of a first conductive material and a first dielectric material; forming trenches extending vertically through the layer stack from an upper surface of the layer stack distal from the substrate to a lower surface of the layer stack facing the substrate; lining sidewalls and bottoms of the trenches with a memory film; forming a channel material over the memory film, the channel material including an amorphous material; filling the trenches with a second dielectric material after forming the channel material; forming memory cell isolation regions in the second dielectric material; forming source lines (SLs) and bit lines (BLs) that extend vertically in the second dielectric material on opposing sides of the memory cell isolation regions; and crystallizing first portions of the channel material after forming the SLs and BLs.
    Type: Application
    Filed: December 1, 2023
    Publication date: April 4, 2024
    Inventors: TsuChing Yang, Hung-Chang Sun, Kuo Chang Chiang, Sheng-Chih Lai, Yu-Wei Jiang
  • Patent number: 11948987
    Abstract: A semiconductor device according to the present disclosure includes a source feature and a drain feature, a plurality of semiconductor nanostructures extending between the source feature and the drain feature, a gate structure wrapping around each of the plurality of semiconductor nanostructures, a bottom dielectric layer over the gate structure and the drain feature, a backside power rail disposed over the bottom dielectric layer, and a backside source contact disposed between the source feature and the backside power rail. The backside source contact extends through the bottom dielectric layer.
    Type: Grant
    Filed: September 9, 2020
    Date of Patent: April 2, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Lung-Kun Chu, Mao-Lin Huang, Chung-Wei Hsu, Jia-Ni Yu, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
  • Publication number: 20240096818
    Abstract: Devices and method for forming a shielding assembly including a first chip package structure sensitive to magnetic interference (MI), a second chip package structure sensitive to electromagnetic interference (EMI), and a shield surrounding sidewalls and top surfaces of the first chip package structure and the second chip package structure, in which the shield is a magnetic shielding material. In some embodiments, the shield may include silicon steel, in some embodiments, the shield may include Mu-metal. The silicon-steel-based or Mu-metal-based shield may provide both EMI and MI protection to multiple chip package structures with various susceptibilities to EMI and MI.
    Type: Application
    Filed: April 20, 2023
    Publication date: March 21, 2024
    Inventors: Harry-Hak-Lay Chuang, Yuan-Jen Lee, Kuo-An Liu, Ching-Huang Wang, C.T. Kuo, Tien-Wei Chiang
  • Publication number: 20240096880
    Abstract: In some embodiments, the present disclosure relates to an integrated chip. The integrated chip includes a first channel structure configured to transport charge carriers within a first transistor device and a first gate electrode layer wrapping around the first channel structure. A second channel structure is configured to transport charge carriers within a second transistor device. A second gate electrode layer wraps around the second channel structure. The second gate electrode layer continuously extends from around the second channel structure to cover the first gate electrode layer. A third channel structure is configured to transport charge carriers within a third transistor device. A third gate electrode layer wraps around the third channel structure. The third gate electrode layer continuously extends from around the third channel structure to cover the second gate electrode layer.
    Type: Application
    Filed: November 16, 2023
    Publication date: March 21, 2024
    Inventors: Mao-Lin Huang, Chih-Hao Wang, Kuo-Cheng Chiang, Jia-Ni Yu, Lung-Kun Chu, Chung-Wei Hsu
  • Publication number: 20240088291
    Abstract: A transistor includes an insulating layer, a source region, a drain region, a channel layer, a ferroelectric layer, and a gate electrode. The source region and the drain region are respectively disposed on and in physical contact with two opposite sidewalls of the insulating layer. A thickness of the source region, a thickness of the drain region, and a thickness of the insulating layer are substantially the same. The channel layer is disposed on the insulating layer, the source region, and the drain region. The ferroelectric layer is disposed over the channel layer. The gate electrode is disposed on the ferroelectric layer.
    Type: Application
    Filed: November 15, 2023
    Publication date: March 14, 2024
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Hung-Chang Sun, Sheng-Chih Lai, Yu-Wei Jiang, Kuo-Chang Chiang, TsuChing Yang, Feng-Cheng Yang, Chung-Te Lin
  • Patent number: 8436719
    Abstract: A network device includes a status displaying module, a network module, a processor, a power providing module, and a power saving circuit. The network module implements network functions of the network device. The status displaying module receives displaying signals from the network module. The processor directs the network module to implement the network functions. The power providing module provides power for the processor, the network module, and the status displaying module. The power saving circuit couples the displaying signals to obtain coupled signals and controls modes of the processor and the power providing module according to presence of the coupled signals.
    Type: Grant
    Filed: October 21, 2009
    Date of Patent: May 7, 2013
    Assignee: Hon Hai Precision Industry Co., Ltd.
    Inventor: Kuo-Wei Chiang
  • Publication number: 20110032083
    Abstract: A network device includes a status displaying module, a network module, a processor, a power providing module, and a power saving circuit. The network module implements network functions of the network device. The status displaying module receives displaying signals from the network module. The processor directs the network module to implement the network functions. The power providing module provides power for the processor, the network module, and the status displaying module. The power saving circuit couples the displaying signals to obtain coupled signals and controls modes of the processor and the power providing module according to presence of the coupled signals.
    Type: Application
    Filed: October 21, 2009
    Publication date: February 10, 2011
    Applicant: HON HAI PRECISION INDUSTRY CO., LTD.
    Inventor: KUO-WEI CHIANG
  • Patent number: 7375285
    Abstract: A transmission cable includes a cable (20) and a plug (10). The cable includes a communication line (22), a power line (26), a plurality of inner jackets, an outer jacket wrapping the communication line and the power line together, and a metallic jacket for wrapping the communication line. The power line includes a plurality of power conductors, and each of the power conductors is wrapped by one of the inner jackets. The communication line includes a plurality of communication conductors, and each of the communication conductors is wrapped by one of the inner jackets. The plug includes a shell (12), a socket (14) and a plurality of pins (16) disposed in the socket. Each of the communication conductors electrically connects with one of the pins respectively, one of the power conductors electrically connects with pins of the remaining pins, and the metallic jacket is electrically connected to the shell.
    Type: Grant
    Filed: September 15, 2006
    Date of Patent: May 20, 2008
    Assignee: Hon Hai Precision Industry Co., Ltd.
    Inventor: Kuo-Wei Chiang
  • Publication number: 20070252565
    Abstract: An inrush current limiting circuit (12) includes a transistor (Q), a switch element (M), and a short-circuit protection circuit (121). An emitter of the transistor is as an input of the inrush current limiting circuit. An input of the switch element is connected to a collector of the transistor. A second output of the switch element is as an output of the inrush current limiting circuit. A first terminal of the short-circuit protection circuit is connected to a first output of the switch element. A second terminal of the short-circuit protection circuit is connected to a base of the transistor. A third terminal of the short-circuit protection circuit is connected to the second output of the switch element.
    Type: Application
    Filed: November 3, 2006
    Publication date: November 1, 2007
    Applicant: HON HAI PRECISION INDUSTRY CO., LTD.
    Inventors: Sin-Shong Wang, Shun-Chen Yang, Kuo-Wei Chiang
  • Publication number: 20070251717
    Abstract: A transmission cable includes a cable (20) and a plug (10). The cable includes a communication line (22), a power line (26), a plurality of inner jackets, an outer jacket wrapping the communication line and the power line together, and a metallic jacket for wrapping the communication line. The power line includes a plurality of power conductors, and each of the power conductors is wrapped by one of the inner jackets. The communication line includes a plurality of communication conductors, and each of the communication conductors is wrapped by one of the inner jackets. The plug includes a shell (12), a socket (14) and a plurality of pins (16) disposed in the socket. Each of the communication conductors electrically connects with one of the pins respectively, one of the power conductors electrically connects with pins of the remaining pins, and the metallic jacket is electrically connected to the shell.
    Type: Application
    Filed: September 15, 2006
    Publication date: November 1, 2007
    Applicant: HON HAI PRECISION INDUSTRY CO., LTD.
    Inventor: Kuo-Wei Chiang
  • Publication number: 20070223260
    Abstract: A power supply device (1) converting received power signals to direct current signals to ensure a load to work normally. The power supply device includes a transformer circuit (10), a rectifier circuit (11), and an inrush current control circuit (12). The transformer circuit converts the received power signals to alternating current signals. The rectifier circuit is connected to the transformer circuit, and converts the alternating current signals to direct current signals. The inrush current control circuit is connected to the rectifier circuit, for limiting inrush current from the power supply device. The inrush current control circuit includes a voltage divider resistor (R1) and a filter capacitor (C1). The filter capacitor is connected to the voltage divider resistor in series. In the invention, the power supply device uses the inrush current control circuit to limit the inrush current, thus life of the components is lengthened, and the power supply device is stable.
    Type: Application
    Filed: October 17, 2006
    Publication date: September 27, 2007
    Applicant: HON HAI PRECISION INDUSTRY CO., LTD.
    Inventors: Sin-Shong Wang, Shun-Chen Yang, Kuo-Wei Chiang