Patents by Inventor Kwong H. Wong
Kwong H. Wong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7521345Abstract: The present invention provides a method for depositing a dielectric stack comprising forming a dielectric layer atop a substrate, the dielectric layer comprising at least oxygen and silicon atoms; forming a layer of metal atoms atop the dielectric layer within a non-oxidizing atmosphere, wherein the layer of metal atoms has a thickness of less than about 15 ?; forming an oxygen diffusion barrier atop the layer of metal atoms, wherein the non-oxidizing atmosphere is maintained; forming a gate conductor atop the oxygen diffusion barrier; and annealing the layer of metal atoms and the dielectric layer, wherein the layer of metal atoms reacts with the dielectric layer to provide a continuous metal oxide layer having a dielectric constant ranging from about 25 to about 30 and a thickness less than about 15 ?.Type: GrantFiled: July 24, 2007Date of Patent: April 21, 2009Assignee: International Business Machines CorporationInventors: Dae-Gyu Park, Oleg G. Gluschenkov, Michael A. Gribelyuk, Kwong H. Wong
-
Patent number: 7101784Abstract: The invention provides a method of forming a wiring layer in an integrated circuit structure that forms an organic insulator, patterns the insulator, deposits a liner on the insulator, and exposes the structure to a plasma to form pores in the insulator in regions next to the liner. The liner is formed thin enough to allow the plasma to pass through the liner and form the pores in the insulator. During the plasma processing, the plasma passes through the liner without affecting the liner. After the plasma processing, additional liner material may be deposited. After this, a conductor is deposited and excess of portions of the conductor are removed from the structure such that the conductor only remains within patterned portions of the insulator. This method produces an integrated circuit structure that has an organic insulator having patterned features, a liner lining the patterned features, and a conductor filling the patterned features.Type: GrantFiled: May 10, 2005Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Stephen E. Greco, Keith T. Kwietniak, Soon-Cheon Seo, Chih-Chao Yang, Yun-Yu Wang, Kwong H. Wong
-
Patent number: 7012499Abstract: A thin film resistor that has a substantially zero TCR is provided as well as a method for fabricating the same. The thin film resistor includes at least two resistor materials located over one another. Each resistor material has a different temperature coefficient of resistivity such that the effective temperature coefficient of resistivity of the thin film resistor is substantially 0 ppm/° C. The thin film resistor may be integrated into a interconnect structure or it may be integrated with a metal-insulator-metal capacitor (MIMCAP).Type: GrantFiled: June 2, 2003Date of Patent: March 14, 2006Assignee: International Business Machines CorporationInventors: Jeffrey R. Amadon, Anil K. Chinthakindi, Kenneth J. Stein, Kwong H. Wong
-
Patent number: 6960831Abstract: A semiconductor device, and a method of fabricating the device, having a copper wiring level and an aluminum bond pad above the copper wiring level. In addition to a barrier layer which is normally present to protect the copper wiring level, there is a composite layer between the aluminum bond pad and the barrier layer to make the aluminum bond pad more robust so as to withstand the forces of bonding and probing. The composite layer is a sandwich of a refractory metal and a refractory metal nitride.Type: GrantFiled: September 25, 2003Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Lloyd G. Burrell, Kwong H. Wong, Adreanne A. Kelly, Samuel R. McKnight
-
Patent number: 6921978Abstract: The invention provides a method of forming a wiring layer in an integrated circuit structure that forms an organic insulator, patterns the insulator, deposits a liner on the insulator, and exposes the structure to a plasma to form pores in the insulator in regions next to the liner. The liner is formed thin enough to allow the plasma to pass through the liner and form the pores in the insulator. During the plasma processing, the plasma passes through the liner without affecting the liner. After the plasma processing, additional liner material may be deposited. After this, a conductor is deposited and excess of portions of the conductor are removed from the structure such that the conductor only remains within patterned portions of the insulator. This method produces an integrated circuit structure that has an organic insulator having patterned features, a liner lining the patterned features, and a conductor filling the patterned features.Type: GrantFiled: May 8, 2003Date of Patent: July 26, 2005Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Stephen E. Greco, Keith T. Kwietniak, Soon-Cheon Seo, Chih-Chao Yang, Yun-Yu Wang, Kwong H. Wong
-
Patent number: 6921711Abstract: A structure and method for a metal replacement gate of a high performance device is provided. A sacrificial gate structure is first formed on an etch stop layer provided on a semiconductor substrate. A pair of spacers is provided on sidewalls of the sacrificial gate structure. The sacrificial gate structure is then removed, forming an opening. Subsequently, a metal gate including an first layer of metal such as tungsten, a diffusion barrier such as titanium nitride, and a second layer of metal such as tungsten is formed in the opening between the spacers.Type: GrantFiled: September 9, 2003Date of Patent: July 26, 2005Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Paul C. Jamison, Victor Ku, Ying Li, Vijay Narayanan, An L Steegen, Yun-Yu Wang, Kwong H. Wong
-
Patent number: 6890810Abstract: A thin film resistor that has a substantially zero TCR is provided as well as a method for fabricating the same. The thin film resistor includes at least two resistor materials located over one another. Each resistor material has a different temperature coefficient of resistivity such that the effective temperature coefficient of resistivity of the thin film resistor is substantially 0 ppm/° C. The thin film resistor may be integrated into a interconnect structure or it may be integrated with a metal-insulator-metal capacitor (MIMCAP).Type: GrantFiled: December 4, 2003Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Jeffrey R. Amadon, Anil K. Chinthakindi, Kenneth J. Stein, Kwong H. Wong
-
Publication number: 20040241951Abstract: A thin film resistor that has a substantially zero TCR is provided as well as a method for fabricating the same. The thin film resistor includes at least two resistor materials located over one another. Each resistor material has a different temperature coefficient of resistivity such that the effective temperature coefficient of resistivity of the thin film resistor is substantially 0 ppm/° C. The thin film resistor may be integrated into a interconnect structure or it may be integrated with a metal-insulator-metal capacitor (MIMCAP).Type: ApplicationFiled: December 4, 2003Publication date: December 2, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey R. Amadon, Anil K. Chinthakindi, Kenneth J. Stein, Kwong H. Wong
-
Publication number: 20040239478Abstract: A thin film resistor that has a substantially zero TCR is provided as well as a method for fabricating the same. The thin film resistor includes at least two resistor materials located over one another. Each resistor material has a different temperature coefficient of resistivity such that the effective temperature coefficient of resistivity of the thin film resistor is substantially 0 ppm/° C. The thin film resistor may be integrated into a interconnect structure or it may be integrated with a metal-insulator-metal capacitor (MIMCAP).Type: ApplicationFiled: June 2, 2003Publication date: December 2, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey R. Amadon, Anil K. Chinthakindi, Kenneth J. Stein, Kwong H. Wong
-
Publication number: 20040224494Abstract: The invention provides a method of forming a wiring layer in an integrated circuit structure that forms an organic insulator, patterns the insulator, deposits a liner on the insulator, and exposes the structure to a plasma to form pores in the insulator in regions next to the liner. The liner is formed thin enough to allow the plasma to pass through the liner and form the pores in the insulator. During the plasma processing, the plasma passes through the liner without affecting the liner. After the plasma processing, additional liner material may be deposited. After this, a conductor is deposited and excess of portions of the conductor are removed from the structure such that the conductor only remains within patterned portions of the insulator. This method produces an integrated circuit structure that has an organic insulator having patterned features, a liner lining the patterned features, and a conductor filling the patterned features.Type: ApplicationFiled: May 8, 2003Publication date: November 11, 2004Applicant: International Business Machines CorporationInventors: Lawrence A. Clevenger, Stephen E. Greco, Keith T. Kwietniak, Soon-Cheon Seo, Chih-Chao Yang, Yun-Yu Wang, Kwong H. Wong
-
Patent number: 6723600Abstract: A method for making a metal-insulator-metal capacitive structure includes depositing a copper barrier and seed layer over a support structure such as an inter-level dielectric layer, forming a dielectric over the copper barrier and seed layer, and then forming a forming a metal layer over the dielectric. The copper barrier and seed layer forms a bottom plate of a capacitor, and the metal layer forms the upper plate which is separated from the bottom plate by the dielectric. By forming the bottom plate from a copper barrier and seed layer, reduced sheet resistance and surface roughness is achieved, both of which enhance the performance of the capacitor. This performance is further enhanced by forming the capacitor to have a damascene structure. Preferably, at least one conductive interconnect is formed simultaneously with the formation of the capacitor. This is made possible, at least in part, by forming the interconnect using a plate-through mask technique.Type: GrantFiled: April 18, 2001Date of Patent: April 20, 2004Assignee: International Business Machines CorporationInventors: Kwong H. Wong, Xian J. Ning
-
Publication number: 20020153551Abstract: A method for making a metal-insulator-metal capacitive structure includes depositing a copper barrier and seed layer over a support structure such as an inter-level dielectric layer, forming a dielectric over the copper barrier and seed layer, and then forming a forming a metal layer over the dielectric. The copper barrier and seed layer forms a bottom plate of a capacitor, and the metal layer forms the upper plate which is separated from the bottom plate by the dielectric. By forming the bottom plate from a copper barrier and seed layer, reduced sheet resistance and surface roughness is achieved, both of which enhance the performance of the capacitor. This performance is further enhanced by forming the capacitor to have a damascene structure. Preferably, at least one conductive interconnect is formed simultaneously with the formation of the capacitor. This is made possible, at least in part, by forming the interconnect using a plate-through mask technique.Type: ApplicationFiled: April 18, 2001Publication date: October 24, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kwong H. Wong, Xian J. Ning
-
Patent number: 6436760Abstract: A method for removing surface oxide from polysilicon includes depositing a very thin layer of germanium (e.g. monolayers in thickness) over the polysilicon immediately before a subsequent polysilicon deposition step, and then heating the germanium-coated polysilicon in a vacuum to sublime (remove) volatile germanium oxide. This method is applied to formation of a trench capacitor, which uses either doped amorphous silicon or doped amorphous SiGe material in the formation of the electrodes.Type: GrantFiled: April 19, 2001Date of Patent: August 20, 2002Assignee: International Business Machines CorporationInventors: Kwong H. Wong, Ashima B. Chakravarti, Satya N. Chakravarti, Subramanian S. Iyer
-
Patent number: 5534466Abstract: A process for transferring a thin film wiring layer to a substrate in the construction of multilayer chip modules initially provides a sacrificial release layer formed on a surface of a carrier. Directly on the release layer there is formed in inverted fashion a plurality of multilevel thin film structures having at least one wiring path of metallic material exposed on the surface opposite the carrier. An electronic packaging substrate is provided, and solder or other joining material is applied to one or both of the exposed metallic surface of the multilevel thin film structure or the substrate. The multilevel thin film structure is then joined to the substrate so that the attached carrier is remote from the substrate. The release layer is subsequently contacted with an etchant for the release layer so as to remove the carrier from the multilevel thin film structure to produce a multilayer chip module.Type: GrantFiled: June 1, 1995Date of Patent: July 9, 1996Assignee: International Business Machines CorporationInventors: Eric D. Perfecto, Chandrika Prasad, George E. White, Kwong H. Wong
-
Patent number: 5458520Abstract: A method is available for producing planar field emission elements such as used in camcorder view finder screens, instrument display panels, computer monitors, television displays and similar systems. Prior known methods are simplified to avoid the need for precision milling while controlling precise via hole diameters and producing wider via passage to eliminate shorting. The method involves the use of electroplating steps to reduce etched via hole diameters, using different metals to permit selective separation.Type: GrantFiled: December 13, 1994Date of Patent: October 17, 1995Assignee: International Business Machines CorporationInventors: Thomas A. DeMercurio, Kwong H. Wong, Roy Yu
-
Patent number: 5209817Abstract: In a multi-level wiring structure wires and vias are formed by an isotropic deposition of a conductive material, such as copper, on a dielectric base, such as a polyimide. In a preferred embodiment of the invention copper is electroplated to a thin seed conducting layer deposited on the surface of the dielectric base in which via openings have been formed. Openings in a resist formed on the surface of the dielectric base over the seed layer forms a pattern defining the wiring and via conductor features. Electroplated copper fills the via openings and wire pattern openings in the resist isotropically so that the upper surfaces of the wiring and vias are co-planar when the plating step is complete. In adding subsequent wiring levels, the resist is removed and the via conductor and wiring pattern covered with another dielectric layer which both encapsulates the conductors of the previous layer and serves as the base for the next level which is formed in the same manner as the previous level.Type: GrantFiled: August 22, 1991Date of Patent: May 11, 1993Assignee: International Business Machines CorporationInventors: Umar M. Ahmad, Daniel G. Berger, Ananda Kumar, Susan J. LaMaire, Keshav B. Prasad, Sudipta K. Ray, Kwong H. Wong