Patents by Inventor Kyung Don Mun
Kyung Don Mun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240178185Abstract: Disclosed is a semiconductor package comprising a lower circuit part having a first region and a second region horizontally offset from each other and including a connection structure within the first region and a logic chip within the second region, a memory structure that overlaps the connection structure in a vertical direction, and a thermal radiation structure that overlaps the logic chip in the vertical direction. The logic chip and the memory structure are spaced apart in a horizontal direction parallel to a top surface of the logic chip.Type: ApplicationFiled: July 24, 2023Publication date: May 30, 2024Inventors: DONGKYU KIM, KYUNG DON MUN, KYOUNG LIM SUK, HYEONJEONG HWANG
-
Publication number: 20240178122Abstract: A semiconductor package, including a first redistribution substrate, a semiconductor chip on the first redistribution substrate, a connection structure on the first redistribution substrate and spaced apart from the semiconductor chip, the connection structure including a connection substrate and a post on the connection substrate, a second redistribution substrate on the semiconductor chip and the connection structure, and a molding layer between the first redistribution substrate and the second redistribution substrate, the molding layer encapsulating the semiconductor chip and the connection structure, wherein the connection substrate includes a conductive pattern that vertically penetrates the connection substrate, the post is in contact with a top surface of the conductive pattern, and a width of the post is less than a width of the connection substrate.Type: ApplicationFiled: July 26, 2023Publication date: May 30, 2024Inventors: Kyung Don MUN, Sangjin BAEK, Kyoung Lim SUK, Shang-Hoon SEO, Inhyung SONG, Yeonho JANG
-
Publication number: 20240162133Abstract: Disclosed is a semiconductor package comprising a package substrate, an interposer substrate on the package substrate and including a first redistribution substrate, a second redistribution substrate on a bottom surface of the first redistribution substrate, and an interposer molding layer between the first redistribution substrate and the second redistribution substrate, a connection substrate on the interposer substrate and having a connection hole that penetrates the connection substrate, a first semiconductor chip on the interposer substrate and in the connection hole, a second semiconductor chip on the interposer substrate, in the connection hole and horizontally spaced apart from the first semiconductor chip, and a connection semiconductor chip in the interposer molding layer and on the bottom surface of the first redistribution substrate.Type: ApplicationFiled: January 25, 2024Publication date: May 16, 2024Inventors: MYUNGSAM KANG, YOUNGCHAN KO, JEONGSEOK KIM, KYUNG DON MUN
-
Publication number: 20240145329Abstract: A semiconductor package includes a first redistribution substrate, a first semiconductor chip on the first redistribution substrate, a heat dissipation layer on the first semiconductor chip and in contact with an upper surface of the first semiconductor chip, a second redistribution substrate on the heat dissipation layer, a molding layer surrounding the first semiconductor chip and the heat dissipation layer between the first redistribution substrate and the second redistribution substrate, through electrodes vertically penetrating the molding layer and electrically connecting the first redistribution substrate and the second redistribution substrate, the through electrodes being spaced apart from the first semiconductor chip and the heat dissipation layer, and dummy patterns vertically penetrating the molding layer and in contact with a side surface of the first semiconductor chip and a side surface of the heat dissipation layer.Type: ApplicationFiled: May 19, 2023Publication date: May 2, 2024Applicant: Samsung Electronics Co. Ltd.Inventors: Geunwoo KIM, Kyung Don MUN
-
Publication number: 20240120318Abstract: A semiconductor package includes a buffer die, semiconductor chip stacks stacked on the buffer die, each of the semiconductor chip stacks including a plurality of first semiconductor chips and a second semiconductor chip on the plurality of first semiconductor chips, and a mold layer covering an upper surface of the buffer die and side surfaces of the semiconductor chip stacks. Each of the first semiconductor chips and the second semiconductor chip includes a wiring part including multilayer wirings, an upper connection structure on the wiring part and having a plurality of upper conductive pads and a lower connection structure under the wiring part and having a plurality of lower conductive pads, and the second semiconductor chip further includes a redistribution layer on the upper connection structure and having an insulating layer and a plurality of redistribution pads in the insulating layer.Type: ApplicationFiled: May 4, 2023Publication date: April 11, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Kyung Don Mun, Sang Cheon Park
-
Publication number: 20240072005Abstract: A semiconductor package includes a substrate, a first chip stack including a plurality of first semiconductor chips sequentially stacked on the substrate, and a second chip stack including a plurality of second semiconductor chips sequentially stacked on the first chip stack, and first and second pluralities of thermal conductive layers. The first thermal conductive layers are each between the substrate and the first chip stack, or between adjacent first semiconductor chips. The second thermal conductive layers are each between the first chip stack and the second chip stack, or between adjacent second semiconductor chips. A thermal conductivity of a second thermal interface material of the second thermal conductive layers is greater than a thermal conductivity of a first thermal interface material of the first thermal conductive layers, and a stiffness of the first thermal interface material is greater than a stiffness of the second thermal interface material.Type: ApplicationFiled: April 13, 2023Publication date: February 29, 2024Applicant: Samsung Electronics Co., Ltd.Inventor: Kyung Don MUN
-
Patent number: 11916002Abstract: Disclosed is a semiconductor package comprising a package substrate, an interposer substrate on the package substrate and including a first redistribution substrate, a second redistribution substrate on a bottom surface of the first redistribution substrate, and an interposer molding layer between the first redistribution substrate and the second redistribution substrate, a connection substrate on the interposer substrate and having a connection hole that penetrates the connection substrate, a first semiconductor chip on the interposer substrate and in the connection hole, a second semiconductor chip on the interposer substrate, in the connection hole and horizontally spaced apart from the first semiconductor chip, and a connection semiconductor chip in the interposer molding layer and on the bottom surface of the first redistribution substrate.Type: GrantFiled: December 15, 2021Date of Patent: February 27, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myungsam Kang, Youngchan Ko, Jeongseok Kim, Kyung Don Mun
-
Publication number: 20240047303Abstract: A semiconductor package structure include a silicon substrate, a plurality of dies on the silicon substrate, a mold layer between the plurality of dies, a metal layer covering an upper side of the mold layer and at least a part of upper sides of each of the plurality of dies, and including an opening that exposes a part of the upper side of at least one die among the plurality of dies, and a temperature controller configured to control a temperature of the plurality of dies, the temperature controller including a body defining a circulation region configured to circulate a fluid for controlling the temperature of the plurality of dies, and a passage part configured to allow the fluid to flow into or out of the circulation region, and the fluid in the circulation region being in direct contact with exposed upper sides of the plurality of dies.Type: ApplicationFiled: July 28, 2023Publication date: February 8, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Kyung Don MUN, Geun Woo KIM, Tae-Young LEE
-
Publication number: 20230422521Abstract: A semiconductor package includes a buffer die. One or more first semiconductor dies are stacked on the buffer die such that active surfaces face the buffer die. A second semiconductor die is stacked on the first semiconductor dies. The second semiconductor die includes a first layer and a second layer disposed thereon. The first layer includes a first semiconductor substrate. First memory blocks are disposed on the first semiconductor substrate. A first penetration electrode vertically penetrates the first semiconductor substrate and is connected to the first memory blocks. The second layer includes a second semiconductor substrate and computing blocks disposed on the second semiconductor substrate. The first and second layers have active surfaces in contact with each other. The first memory block aid the computing block have first and second pads, respectively, in contact with each other.Type: ApplicationFiled: February 7, 2023Publication date: December 28, 2023Inventors: KYUNG DON MUN, JONGYOUN KIM, JAEGWON JANG
-
Publication number: 20230320106Abstract: A semiconductor package includes first and second semiconductor dies on a buffer die. The first semiconductor die includes first memory blocks on a first semiconductor substrate, a first interlayer dielectric layer, a first through via penetrating the first semiconductor substrate and connected to the buffer die, and first conductive pads on the first interlayer dielectric layer and connected to the first memory blocks. The second semiconductor die includes first calculation blocks on a second semiconductor substrate and configured to calculate data received from the first memory blocks and store results to the first memory blocks, a second interlayer dielectric layer, and second conductive pads below the second interlayer dielectric layer and connected to the first calculation blocks. A top surface of the first interlayer dielectric layer contacts the second interlayer dielectric layer. The first conductive pads contact the second conductive pads.Type: ApplicationFiled: December 30, 2022Publication date: October 5, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Kyung Don MUN
-
Publication number: 20230275056Abstract: Provided is a semiconductor package device including a lower redistribution substrate including a first redistribution pattern, the first redistribution pattern including a first interconnection portion and a first via portion provided on the first interconnection portion, a semiconductor chip disposed on the lower redistribution substrate, the semiconductor chip including a chip pad facing the lower redistribution substrate, an upper redistribution substrate vertically spaced apart from the lower redistribution substrate, the upper redistribution substrate including a second redistribution pattern, a vertical conductive structure disposed between the lower redistribution substrate and the upper redistribution substrate and disposed at a side of the semiconductor chip, a third redistribution pattern disposed between the lower redistribution substrate and the vertical conductive structure, and an encapsulant disposed on the semiconductor chip, the vertical conductive structure, and the third redistribution patType: ApplicationFiled: May 1, 2023Publication date: August 31, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Don MUN, Myungsam KANG
-
Publication number: 20230187352Abstract: A semiconductor memory device includes a substrate including active regions, the active regions having first impurity regions and second impurity regions, word lines on a first surface of the substrate, the word lines extending in a first direction, first bit lines on the word lines, the first bit lines extending in a second direction crossing the first direction, and the first bit lines being connected to the first impurity regions, first contact plugs between the first bit lines, the first contact plugs being connected to the second impurity regions, respectively, second bit lines on a second surface of the substrate, the second bit lines being electrically connected to the first impurity regions, and a first capacitor on the first contact plugs.Type: ApplicationFiled: August 26, 2022Publication date: June 15, 2023Inventors: Inho ROH, Donghwa KWAK, Kyung Don MUN, Wonsok LEE
-
Patent number: 11676927Abstract: Provided is a semiconductor package device including a lower redistribution substrate including a first redistribution pattern, the first redistribution pattern including a first interconnection portion and a first via portion provided on the first interconnection portion, a semiconductor chip disposed on the lower redistribution substrate, the semiconductor chip including a chip pad facing the lower redistribution substrate, an upper redistribution substrate vertically spaced apart from the lower redistribution substrate, the upper redistribution substrate including a second redistribution pattern, a vertical conductive structure disposed between the lower redistribution substrate and the upper redistribution substrate and disposed at a side of the semiconductor chip, a third redistribution pattern disposed between the lower redistribution substrate and the vertical conductive structure, and an encapsulant disposed on the semiconductor chip, the vertical conductive structure, and the third redistribution patType: GrantFiled: May 11, 2021Date of Patent: June 13, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Don Mun, Myungsam Kang
-
Publication number: 20230154836Abstract: A semiconductor package includes a redistribution substrate having a dielectric layer and a wiring pattern in the dielectric layer, the wiring pattern including a line part that extends horizontally, and a via part connected to the line part, the via part having a width less than a width of the line part, a passivation layer on a top surface of the redistribution substrate, the passivation layer including a material different from a material of the dielectric layer, a conductive pillar that penetrates the passivation layer, the conductive pillar being connected to the via part, and a connection terminal on a top surface of the conductive pillar, a distance between the top surface of the conductive pillar and a top surface of the passivation layer being greater than a thickness of the passivation layer.Type: ApplicationFiled: January 18, 2023Publication date: May 18, 2023Inventors: Myungsam KANG, Youngchan KO, Jeongseok KIM, Kyung Don MUN, Bongju CHO
-
Patent number: 11569158Abstract: A semiconductor package includes a redistribution substrate having a dielectric layer and a wiring pattern in the dielectric layer, the wiring pattern including a line part that extends horizontally, and a via part connected to the line part, the via part having a width less than a width of the line part, a passivation layer on a top surface of the redistribution substrate, the passivation layer including a material different from a material of the dielectric layer, a conductive pillar that penetrates the passivation layer, the conductive pillar being connected to the via part, and a connection terminal on a top surface of the conductive pillar, a distance between the top surface of the conductive pillar and a top surface of the passivation layer being greater than a thickness of the passivation layer.Type: GrantFiled: April 13, 2021Date of Patent: January 31, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myungsam Kang, Youngchan Ko, Jeongseok Kim, Kyung Don Mun, Bongju Cho
-
Publication number: 20220352061Abstract: Disclosed is a semiconductor package comprising a package substrate, an interposer substrate on the package substrate and including a first redistribution substrate, a second redistribution substrate on a bottom surface of the first redistribution substrate, and an interposer molding layer between the first redistribution substrate and the second redistribution substrate, a connection substrate on the interposer substrate and having a connection hole that penetrates the connection substrate, a first semiconductor chip on the interposer substrate and in the connection hole, a second semiconductor chip on the interposer substrate, in the connection hole and horizontally spaced apart from the first semiconductor chip, and a connection semiconductor chip in the interposer molding layer and on the bottom surface of the first redistribution substrate.Type: ApplicationFiled: December 15, 2021Publication date: November 3, 2022Inventors: MYUNGSAM KANG, YOUNGCHAN KO, JEONGSEOK KIM, KYUNG DON MUN
-
Publication number: 20220115350Abstract: Provided is a semiconductor package device including a lower redistribution substrate including a first redistribution pattern, the first redistribution pattern including a first interconnection portion and a first via portion provided on the first interconnection portion, a semiconductor chip disposed on the lower redistribution substrate, the semiconductor chip including a chip pad facing the lower redistribution substrate, an upper redistribution substrate vertically spaced apart from the lower redistribution substrate, the upper redistribution substrate including a second redistribution pattern, a vertical conductive structure disposed between the lower redistribution substrate and the upper redistribution substrate and disposed at a side of the semiconductor chip, a third redistribution pattern disposed between the lower redistribution substrate and the vertical conductive structure, and an encapsulant disposed on the semiconductor chip, the vertical conductive structure, and the third redistribution patType: ApplicationFiled: May 11, 2021Publication date: April 14, 2022Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: KYUNG DON MUN, MYUNGSAM KANG
-
Publication number: 20220059440Abstract: A semiconductor package includes a redistribution substrate having a dielectric layer and a wiring pattern in the dielectric layer, the wiring pattern including a line part that extends horizontally, and a via part connected to the line part, the via part having a width less than a width of the line part, a passivation layer on a top surface of the redistribution substrate, the passivation layer including a material different from a material of the dielectric layer, a conductive pillar that penetrates the passivation layer, the conductive pillar being connected to the via part, and a connection terminal on a top surface of the conductive pillar, a distance between the top surface of the conductive pillar and a top surface of the passivation layer being greater than a thickness of the passivation layer.Type: ApplicationFiled: April 13, 2021Publication date: February 24, 2022Inventors: Myungsam KANG, Youngchan KO, Jeongseok KIM, Kyung Don MUN, Bongju CHO
-
Patent number: 9078344Abstract: A printed circuit board includes: a first insulating layer; a second insulating layer of which one surface is formed to be in contact with the other surface of the first insulating layer; a first circuit pattern formed to be embedded in one surface of the first insulating layer; a second circuit pattern formed to be embedded between the first insulating layer and the second insulating layer; a third circuit pattern formed to be protruded from the other surface of the second insulating layer; and a landless fill-plating layer for filling a hole which penetrates the first insulating layer.Type: GrantFiled: May 31, 2012Date of Patent: July 7, 2015Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Kyung Don Mun, Kil Yong Yun
-
Patent number: 8927880Abstract: Disclosed herein are a printed circuit board, including an insulating layer; a circuit wiring formed on one surface or both surfaces of the insulating layer and made of a single metal layer; a via formed in the insulating layer for interconnecting the circuit wirings through the insulating layer; and a pad layer formed on one surface or both surfaces of the insulating layer and adhered to an end portion of the via, the pad layer being formed of a central portion extended from the via and an outside portion made of the same single metal layer as the circuit wiring, and a method for manufacturing the same.Type: GrantFiled: March 15, 2013Date of Patent: January 6, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Kyung Don Mun