Patents by Inventor Larry Thayer
Larry Thayer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8473791Abstract: A method comprises detecting a defective area in a Dynamic Random Access Memory (DRAM). The method further comprises establishing a redundant memory buffer at a per-memory module level. The method still further comprises loading the redundant memory buffer with a copy of data from the defective area. The method additionally comprises substituting data from the redundant memory buffer for data stored in the defective area upon a memory access to the defective area.Type: GrantFiled: April 30, 2007Date of Patent: June 25, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mark Shaw, Larry Thayer, Chris Petersen, Lidia Warnes, Dheemanth Nagaraj
-
Publication number: 20080270826Abstract: A method comprises detecting a defective area in a Dynamic Random Access Memory (DRAM). The method further comprises establishing a redundant memory buffer at a per-memory module level. The method still further comprises loading the redundant memory buffer with a copy of data from the defective area. The method additionally comprises substituting data from the redundant memory buffer for data stored in the defective area upon a memory access to the defective area.Type: ApplicationFiled: April 30, 2007Publication date: October 30, 2008Inventors: Mark SHAW, Larry Thayer, Chris Petersen, Lidia Warnes, Dheemanth Nagaraj
-
Publication number: 20080065933Abstract: An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a first memory module and a second memory module, each comprising a plurality of memory devices; and a memory controller operably coupled to the first memory module and the second memory module, the memory controller operable to use an error correction code (ECC) word, comprising data and redundant data, to detect module-level errors in the first and second memory modules.Type: ApplicationFiled: November 2, 2007Publication date: March 13, 2008Inventor: Larry Thayer
-
Publication number: 20070234112Abstract: System and methods of selectively managing errors in memory modules. In an exemplary implementation, a method may include monitoring for persistent errors in the memory modules. The methods may also include mapping at least a portion of the memory modules to a spare memory cache only to obviate persistent errors. The method may also include initiating memory erasure on at least a portion of the memory modules only if insufficient cache lines are available in the spare memory cache.Type: ApplicationFiled: March 31, 2006Publication date: October 4, 2007Inventors: Larry Thayer, Andrew Walton, Mike Cogdill, George Krejci
-
Publication number: 20070101094Abstract: In one embodiment, a memory control system is provided with a memory controller having 1) a first interface to receive memory read/write requests; 2) a second interface to read/write data from a number of memory modules; 3) a memory cache containing spare memory locations; and 4) logic to, upon receipt of a memory read/write request, i) direct the read/write request to the memory cache when an address associated with the read/write request resides in the memory cache, and ii) direct the read/write request to the second interface when the address associated with the read/write request does not reside in the memory cache.Type: ApplicationFiled: October 27, 2005Publication date: May 3, 2007Inventors: Larry Thayer, Leith Johnson
-
Publication number: 20070094569Abstract: In a preferred embodiment, the invention provides a method for determining soft and hard errors in memory. First one or more errors are detected in memory. Next correct data is written back to the memory locations were the error(s) were detected. Data is then read from the memory locations where the correct data was written. If the data that was read is correct, the memory locations where error(s) were detected are written to a register block indicating a soft error. If the data that was read is not correct, the memory locations where error(s) were detected are written to a register block indicating a hard error.Type: ApplicationFiled: October 24, 2005Publication date: April 26, 2007Inventors: Larry Thayer, Andrew Walton
-
Publication number: 20070047344Abstract: A hierarchical error correction system and method operable with a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A first error correction engine is provided for correcting device-level errors associated with a specific memory device and a second error correction engine for correcting errors at a memory module level, wherein the first and second error correction engines are operable in association with a memory controller operably coupled to the plurality of memory modules.Type: ApplicationFiled: August 30, 2005Publication date: March 1, 2007Inventors: Larry Thayer, Michael Tayler
-
Publication number: 20060248355Abstract: A power throttling method and system for a memory controller. In one embodiment, at least a first and a second throttle value are provided in the memory controller, the first and second throttle values for controlling memory operation cycles issued by the memory controller to one or more memory devices. Responsive to a throttle control signal, the memory controller selects a lower value of the first and second throttle values, whereby the memory operation cycles are issued to the memory devices at a reduced rate.Type: ApplicationFiled: April 27, 2005Publication date: November 2, 2006Inventor: Larry Thayer
-
Publication number: 20060236158Abstract: In a preferred embodiment, the invention provides a method for reducing soft errors in logic. After obtaining two delayed data signals, the delayed data signals, the clock signal, and the data signal from a logic circuit are applied to a triple redundant memory element. The delay of the first delayed data signal is equal to or greater than the pulse width of a soft error event occurring in the logic circuit. The delay of the second delayed data signal is equal to or greater than half the pulse width of a soft error event occurring in the logic circuit.Type: ApplicationFiled: April 15, 2005Publication date: October 19, 2006Inventor: Larry Thayer
-
Publication number: 20060227596Abstract: In a preferred embodiment, the invention provides a method for reducing soft errors in logic. After obtaining two delayed clock signals, the delayed clock signals, the clock signal, and an output from a logic circuit are applied to a triple redundant memory element. The delay of the first delayed clock signal is equal to or greater than the pulse width of a soft error event occurring in the logic circuit. The delay of the second delayed clock signal is equal to or greater than half the pulse width of a soft error event occurring in the logic circuit.Type: ApplicationFiled: April 8, 2005Publication date: October 12, 2006Inventor: Larry Thayer
-
Patent number: 7103826Abstract: The present invention is broadly directed to a memory system comprising a a host integrated circuit component, at least two data memories, at least one parity memory for storing parity information corresponding to data stored in a corresponding address space of the data memories, and at least two controller integrated circuits. Each controller integrated circuit (IC) comprises memory control logic configurable to control communications between the controller IC and data memories directly connected to the controller IC, parity logic configurable to compute parity information for data communicated to or from the data memories, logic configurable to communicate the parity information to or from a companion IC, and logic configurable to communicated data to or from a companion IC.Type: GrantFiled: July 31, 2003Date of Patent: September 5, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Larry Thayer, Eric McCutcheon Rentschler, Michael Kennard Tayler
-
Patent number: 7099994Abstract: Embodiments of the present invention are broadly directed to a memory system. In one embodiment, a first data memory is coupled to a first memory controller and a second data memory is coupled to a second memory controller. A parity memory is coupled to a parity controller, the parity controller being directly coupled to both the first memory controller and the second memory controller. Parity data control logic is configured to store and retrieve parity information associated with data stored in both the first data memory and the second data memory, the parity data control logic configured to interleave within the parity memory parity data associated with data stored in the first data memory with parity data associated with data stored in the second data memory.Type: GrantFiled: September 29, 2003Date of Patent: August 29, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Larry Thayer, Eric McCutcheon Rentschler, Michael Kennard Tayler
-
Publication number: 20050071554Abstract: Embodiments of the present invention are broadly directed to a memory system. In one embodiment, a first data memory is coupled to a first memory controller and a second data memory is coupled to a second memory controller. A parity memory is coupled to a parity controller, the parity controller being directly coupled to both the first memory controller and the second memory controller. Parity data control logic is configured to store and retrieve parity information associated with data stored in both the first data memory and the second data memory, the parity data control logic configured to interleave within the parity memory parity data associated with data stored in the first data memory with parity data associated with data stored in the second data memory.Type: ApplicationFiled: September 29, 2003Publication date: March 31, 2005Inventors: Larry Thayer, Eric Rentschler, Michael Tayler
-
Publication number: 20050027932Abstract: In a first example content addressable memory (CAM) system, an input bit pattern is compared to a plurality of identical stored bit patterns. The CAM system generates a hit signal when a match is found for at least one of the identical stored bit patterns. As a result, the system generates a false miss signal only if false matches result for all the identical stored bit patterns. In alternative examples, the system output generates a hit signal when at least half of the identical stored bit patterns match the input bit patterns, or alternatively when a majority of the identical stored bit patterns match the input bit patterns.Type: ApplicationFiled: July 31, 2003Publication date: February 3, 2005Inventor: Larry Thayer
-
Publication number: 20050028069Abstract: The present invention is broadly directed to a memory system comprising a a host integrated circuit component, at least two data memories, at least one parity memory for storing parity information corresponding to data stored in a corresponding address space of the data memories, and at least two controller integrated circuits. Each controller integrated circuit (IC) comprises memory control logic configurable to control communications between the controller IC and data memories directly connected to the controller IC, parity logic configurable to compute parity information for data communicated to or from the data memories, logic configurable to communicate the parity information to or from a companion IC, and logic configurable to communicated data to or from a companion IC.Type: ApplicationFiled: July 31, 2003Publication date: February 3, 2005Inventors: Larry Thayer, Eric Rentschler, Michael Tayler