Patents by Inventor Larry Wu
Larry Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240072450Abstract: One or more Wireless Access Points (WAPs) are provided for a transportation vehicle. One WAP includes a combined board having a first area with micro-processor components and a second area with antenna elements, the second area located at a periphery of the combined board; a metallic cover placed over the first area; and a non-metallic cover placed over the metallic cover and the second area.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Inventors: Vic Wu, Shrenik Shah, Larry Nguyen, Shane Lee, Hamabe Taichi, Gary Chen, Edwin Vasquez
-
Patent number: 8654556Abstract: A Registered DIMM (RDIMM) system with reduced electrical loading on the data bus for increases memory capacity and operation frequency. In one embodiment, the data bus is buffered on the DIMM. In another embodiment, the data bus is selectively coupled to a group of memory chips via switches.Type: GrantFiled: August 4, 2008Date of Patent: February 18, 2014Assignee: Montage Technology Inc.Inventors: Larry Wu, Gang Shan, Yibo Jiang
-
Patent number: 7983100Abstract: A method for generating a read enable signal which is for controlling reading of a pair of data strobe signals and a data signal in a memory system is provided. The method comprises: detecting whether the pair of data strobe signals are both high or low; and generating the read enable signal if the pair of data strobe signals are detected being both high or low. Because the read enable signal is generated using the pair of strobe signals, DLL can be turned off, thus the power consumption of the memory system can be reduced. In addition, the read enable signal is self-aligned with a certain point of the pair of strobe signals, this may enhance precision of the transmission of the pair of strobe signals and the data signal.Type: GrantFiled: August 20, 2009Date of Patent: July 19, 2011Assignee: Montage Technology (Shanghai) Co., Ltd.Inventors: Gang Shan, Larry Wu
-
Publication number: 20110007585Abstract: A method for generating a read enable signal which is for controlling reading of a pair of data strobe signals and a data signal in a memory system is provided. The method comprises: detecting whether the pair of data strobe signals are both high or low; and generating the read enable signal if the pair of data strobe signals are detected being both high or low. Because the read enable signal is generated using the pair of strobe signals, DLL can be turned off, thus the power consumption of the memory system can be reduced. In addition, the read enable signal is self-aligned with a certain point of the pair of strobe signals, this may enhance precision of the transmission of the pair of strobe signals and the data signal.Type: ApplicationFiled: August 20, 2009Publication date: January 13, 2011Inventors: Gang Shan, Larry Wu
-
Patent number: 7865660Abstract: Methods and apparatuses to calibrate read/write memory accesses through data buses of different lengths via advanced memory buffers. One embodiment includes an advanced memory buffer (AMB) having: a plurality of ports to interface respectively with a plurality of data buses; a port to interface with a common clock bus for the plurality of data buses; and an adjustable circuit coupled with the plurality of ports to level delays on the plurality of data buses. In one embodiment, the data buses have different wire lengths between the dynamic random access memory (DRAM) memory chips and the advanced memory buffer (AMB).Type: GrantFiled: April 16, 2007Date of Patent: January 4, 2011Assignee: Montage Technology Group Ltd.Inventors: Zhendong Guo, Larry Wu, Xiaorong Ye, Gang Shan
-
Patent number: 7764082Abstract: Methods and apparatuses to terminate transmission lines using voltage limiters. In one aspect, a termination circuit is integrated on a substrate to terminate a transmission line connected from outside the substrate. The termination circuit includes: a port to interface with the transmission line; a first resistive path including a first voltage limiter coupled between the port and a first power supply voltage provided on the substrate resistive path; and a second resistive path including a second voltage limiter coupled between the port and a second power supply voltage provided on the substrate.Type: GrantFiled: November 20, 2007Date of Patent: July 27, 2010Inventors: Gang Yan, Xiaomin Si, Larry Wu, Jie Zhang
-
Patent number: 7672417Abstract: A data and clock recovery circuit having a retimer mode and a resync mode. In one embodiment, a receiver circuit includes; a retimer; a clock recovery circuit to provide a clock signal to the retimer; and an adjustable delay to provide a delayed version of an input signal to the retimer. When in a resync mode, the adjustable delay causes a pre-selected delay in the input signal and the clock recovery circuit dynamically selects a clock phase to generate the clock signal. When in a second mode, the adjustable delay dynamically adjusts the delayed version of the input signal and the clock recovery circuit outputs the clock signal having a pre-selected clock phase.Type: GrantFiled: August 31, 2006Date of Patent: March 2, 2010Assignee: Montage Technology Group LimitedInventors: Xiaomin Si, Larry Wu
-
Publication number: 20090248969Abstract: A Registered DIMM (RDIMM) system with reduced electrical loading on the data bus for increases memory capacity and operation frequency. In one embodiment, the data bus is buffered on the DIMM. In another embodiment, the data bus is selectively coupled to a group of memory chips via switches.Type: ApplicationFiled: August 4, 2008Publication date: October 1, 2009Inventors: Larry Wu, Gang Shan, Yibao Jiang
-
Patent number: 7577039Abstract: A memory interface to bridge a parallel memory bus and a serial memory bus. A printed circuit board includes at least one memory interface buffer chip to connect an advanced memory buffer (AMB) interface and one or more non-fully buffered memory modules.Type: GrantFiled: August 10, 2006Date of Patent: August 18, 2009Assignee: Montage Technology Group, Ltd.Inventors: Howard Yang, Stephen Tai, Gang Shan, Larry Wu
-
Patent number: 7558980Abstract: Systems and methods to distribute clock signals using a common bus. In one embodiment, a clock signal distribution system includes: a bus; a transmitter coupled to the bus to drive a clock signal onto the bus; and one or more receivers coupled to the bus to receive the clock signal, in which the impedance of each receiver is lower than 1000 ohms (or 500 or 200 ohms). In one embodiment, the clock distribution system is on an integrated circuit to distribute the clock on the integrated circuit chip. In one embodiment, the receivers are self-biased; a bias current of the transmitter is a dynamic sum of bias currents of the receivers; and, each of the receivers has a duty cycle correction mechanism. In one embodiment, there is no inductor between the transmitter and the low impedance receiver in the clock distribution system; and the bus has no terminator.Type: GrantFiled: January 4, 2007Date of Patent: July 7, 2009Assignee: Montage Technology Group LimitedInventors: Swee Ann Teo, Xiaomin Si, Larry Wu
-
Patent number: 7558124Abstract: A memory interface to bridge a parallel memory bus and a serial memory bus. A printed circuit board includes at least one memory interface buffer chip to connect a memory controller of core logic and an advanced memory buffer (AMB). The memory controller has a memory interface for a parallel memory bus.Type: GrantFiled: March 28, 2006Date of Patent: July 7, 2009Assignee: Montage Technology Group, LtdInventors: Larry Wu, Gang Shan, Stephen Tai, Howard Yang, Zhen-Dong Guo
-
Publication number: 20080256282Abstract: Methods and apparatuses to calibrate read/write memory accesses through data buses of different lengths via advanced memory buffers. One embodiment includes an advanced memory buffer (AMB) having: a plurality of ports to interface respectively with a plurality of data buses; a port to interface with a common clock bus for the plurality of data buses; and an adjustable circuit coupled with the plurality of ports to level delays on the plurality of data buses. In one embodiment, the data buses have different wire lengths between the dynamic random access memory (DRAM) memory chips and the advanced memory buffer (AMB).Type: ApplicationFiled: April 16, 2007Publication date: October 16, 2008Inventors: Zhendong Guo, Larry Wu, Xiaorong Ye, Gang Shan
-
Publication number: 20080165884Abstract: Systems and methods to distribute clock signals using a common bus. In one embodiment, a clock signal distribution system includes: a bus; a transmitter coupled to the bus to drive a clock signal onto the bus; and one or more receivers coupled to the bus to receive the clock signal, in which the impedance of each receiver is lower than 1000 ohms (or 500 or 200 ohms). In one embodiment, the clock distribution system is on an integrated circuit to distribute the clock on the integrated circuit chip. In one embodiment, the receivers are self-biased; a bias current of the transmitter is a dynamic sum of bias currents of the receivers; and, each of the receivers has a duty cycle correction mechanism. In one embodiment, there is no inductor between the transmitter and the low impedance receiver in the clock distribution system; and the bus has no terminator.Type: ApplicationFiled: January 4, 2007Publication date: July 10, 2008Applicant: MONTAGE TECHNOLOGY GROUP, LTDInventors: Swee Ann Teo, Xiaomin Si, Larry Wu
-
Patent number: 7368950Abstract: High-speed and low-power consumption CMOS receivers using adaptively-regulated power supply and pseudo differential digital logic to: 1) reduce the power consumption of the transceiver; and, 2) increase the power supply rejection (PSR) during processing the data.Type: GrantFiled: November 16, 2005Date of Patent: May 6, 2008Assignee: Montage Technology Group LimitedInventors: Larry Wu, Howard Yang, Zhen-Dong Guo
-
Publication number: 20080056426Abstract: A data and clock recovery circuit having a retimer mode and a resync mode. In one embodiment, a receiver circuit includes: a retimer; a clock recovery circuit to provide a clock signal to the retimer; and an adjustable delay to provide a delayed version of an input signal to the retimer. When in a resync mode, the adjustable delay causes a pre-selected delay in the input signal and the clock recovery circuit dynamically selects a clock phase to generate the clock signal. When in a second mode, the adjustable delay dynamically adjusts the delayed version of the input signal and the clock recovery circuit outputs the clock signal having a pre-selected clock phase.Type: ApplicationFiled: August 31, 2006Publication date: March 6, 2008Applicant: MONTAGE TECHNOLOGY GROUP,LTDInventors: Xiaomin Si, Larry Wu
-
Publication number: 20080024168Abstract: High-speed and low-power consumption CMOS receivers using adaptively-regulated power supply and pseudo differential digital logic to: 1) reduce the power consumption of the transceiver; and, 2) increase the power supply rejection (PSR) during processing the data.Type: ApplicationFiled: September 20, 2007Publication date: January 31, 2008Applicant: MONTAGE TECHNOLOGY GROUP, LTDInventors: Larry Wu, Howard Yang, Zhen-Dong Guo
-
Publication number: 20080022324Abstract: In one embodiment, a personal television broadcasting system includes one or more television receivers; and a television signal transmitter coupled to one of: a personal computer, a set top box, a game console, and a portable video player to broadcast video content to the one or more television receivers that are limited within a range of a personal area. In one embodiment, a television signal transmitter is integrated with one of: a personal computer, a set top box, a game console, and a portable video player.Type: ApplicationFiled: July 19, 2006Publication date: January 24, 2008Applicant: MONTAGE TECHNOLOGY GROUP, LTDInventors: Howard Yang, Stephen Tai, Xiaopeng Chen, Xiaomin Si, Larry Wu, Gang Shan, Swee-Ann Teo, Eric Tsang
-
Publication number: 20070162670Abstract: A memory interface to bridge a parallel memory bus and a serial memory bus. One embodiment includes a printed circuit board, comprising: at least one memory interface buffer chip to connect an advanced memory buffer (AMB) interface and one or more non-fully buffered memory modules.Type: ApplicationFiled: August 10, 2006Publication date: July 12, 2007Applicant: MONTAGE TECHNOLOGY GROUP, LTDInventors: Howard Yang, Stephen Tai, Gang Shan, Larry Wu
-
Publication number: 20070121389Abstract: A memory interface to bridge a parallel memory bus and a serial memory bus. One embodiment includes a printed circuit board, comprising: at least one memory interface buffer chip to connect a memory controller of core logic and an advanced memory buffer (AMB). The memory controller has a memory interface for a parallel memory bus.Type: ApplicationFiled: March 28, 2006Publication date: May 31, 2007Applicant: Montage Technology Group, LTDInventors: Larry Wu, Howard Yang, Zhen-Dong Guo, Gang Shan, Stephen Tai
-
Publication number: 20070109019Abstract: High-speed and low-power consumption CMOS receivers using adaptively-regulated power supply and pseudo differential digital logic to: 1) reduce the power consumption of the transceiver; and, 2) increase the power supply rejection (PSR) during processing the data.Type: ApplicationFiled: November 16, 2005Publication date: May 17, 2007Inventors: Larry Wu, Howard Yang, Zhen-Dong Guo