Patents by Inventor Lawrence A. Singer
Lawrence A. Singer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140266358Abstract: In one example embodiment, a programmable capacitor array is provided for low distortion and minimizing linearity degradation of an input (Vin) by utilizing control circuitry to switch on and off an array of MOSFET switches. The control circuitry turns on a MOSFET to load a capacitance on Vin and turns off the MOSFET to remove the capacitance from Vin in response to a Din control signal. When the intention is to load Vin with the capacitance, the MOSFET is left on continuously. When the intention is to remove or unload the capacitance from Vin, the MOSFET is primarily turned off, however, the MOSFET is still periodically turned on with appropriate voltage levels in response to a clock signal for periods of time when the loading of the capacitance on Vin is tolerable to the system, thereby ensuring minimal linearity degradation of Vin due to the programmable capacitor array system.Type: ApplicationFiled: February 24, 2014Publication date: September 18, 2014Applicant: ANALOG DEVICES, INC.Inventors: Siddharth Devarajan, Lawrence A. Singer
-
Publication number: 20140253353Abstract: An example apparatus, system, and method for sampling in an interleaved sampling circuit having multiple channels. In an embodiment, an input clock is used to synchronize the transitions of sampling clocks from a first to second voltage level, relative to one another. The sampling clocks are input to a sampling circuit. The input clock switches a common switch that pulls each sampling clock to the second voltage level through a common path on input clock transitions from a first to a second clock state. The transition from the first to a second voltage level of each sampling clock triggers a sample taken on one of the channels. The first voltage level may be boosted to drive switches on in the sampling circuit. Synchronizing transitions of the outputs through the common switch and common path reduces timing mismatch between the sampling clocks controlling the channels.Type: ApplicationFiled: August 24, 2013Publication date: September 11, 2014Applicant: ANALOG DEVICES, INC.Inventors: Lawrence A. Singer, Siddharth Devarajan
-
Patent number: 7920017Abstract: A programmable clock booster system including a clock booster circuit including at least one boost capacitor connected between a first node and a second node for sampling an input voltage in a first phase and applying a boosting voltage to said second node during a second phase, and a programmable capacitor circuit connected to said first node for providing a programmable boosted voltage on said first node during said second phase.Type: GrantFiled: December 16, 2005Date of Patent: April 5, 2011Assignee: Analog Devices, Inc.Inventors: Daniel F. Kelly, Lawrence A. Singer
-
Patent number: 7821296Abstract: Two or more buffers may configured and arranged such that a quiescent current that flows through and biases a first buffer also flows through and biases a second buffer. The first and second buffers may, for example, be source followers used as reference buffers that drive inputs of a switched-capacitor circuit.Type: GrantFiled: August 4, 2006Date of Patent: October 26, 2010Assignee: Analog Devices, Inc.Inventors: Lawrence A. Singer, Ronald A. Kapusta, Jr.
-
Patent number: 7692489Abstract: A differential two-stage Miller compensated amplifier system with capacitive level shifting includes a first stage differential transconductance amplifier including first and second output nodes and an output common mode voltage, a second stage differential transconductance amplifier including non-inverting and inverting inputs and outputs and an input common mode voltage, and a level shifting capacitor circuit coupled between the first and second output nodes and the non-inverting and inverting inputs for level shifting between the output common mode voltage of the first stage and the input common mode voltage of the second stage.Type: GrantFiled: December 16, 2005Date of Patent: April 6, 2010Assignee: Analog Devices, Inc.Inventors: Daniel F. Kelly, Lawrence Singer, Steven Decker, Stephen R. Kosic
-
Publication number: 20090267639Abstract: A system and method are provided for isolating an input without adding significant distortion and without significantly adversely affecting the bandwidth of input circuits. In one embodiment, a single ended signal is substantially cancelled by an arrangement including an input resistance path in parallel with a negative resistance path wherein both paths substantially match in resistance. In another embodiment, a differential signal is substantially cancelled by a pseudo differential arrangement including two independent input resistance paths each in parallel with a corresponding negative resistance path, wherein the resistance paths substantially match the input resistance paths.Type: ApplicationFiled: April 24, 2008Publication date: October 29, 2009Inventors: William George John SCHOFIELD, Lawrence A. Singer
-
Patent number: 7602169Abstract: A system and method are provided for isolating an input without adding significant distortion and without significantly adversely affecting the bandwidth of input circuits. In one embodiment, a single ended signal is substantially cancelled by an arrangement including an input resistance path in parallel with a negative resistance path wherein both paths substantially match in resistance. In another embodiment, a differential signal is substantially cancelled by a pseudo differential arrangement including two independent input resistance paths each in parallel with a corresponding negative resistance path, wherein the resistance paths substantially match the input resistance paths.Type: GrantFiled: April 24, 2008Date of Patent: October 13, 2009Assignee: Analog Devices, Inc.Inventors: William George John Schofield, Lawrence A. Singer
-
Publication number: 20080030233Abstract: Two or more buffers may configured and arranged such that a quiescent current that flows through and biases a first buffer also flows through and biases a second buffer. The first and second buffers may, for example, be source followers used as reference buffers that drive inputs of a switched-capacitor circuit.Type: ApplicationFiled: August 4, 2006Publication date: February 7, 2008Applicant: Analog Devices, Inc.Inventors: Lawrence A. Singer, Ronald A. Kapusta
-
Patent number: 7250819Abstract: An input tracking current mirror for a differential amplifier system includes a current mirror having an input leg and an output leg, a differential amplifier including a first set of at least two transconductance components, each having at least one input terminal for receiving input signals, the first set of at least two transconductance components having a first common node connected to the output leg which has a first voltage that is a function of the input signals, and a tracking circuit including a second set of at least two transconductance components each having at least one input terminal for receiving the input signals, the second set of at least two transconductance components, having a second common node connected to the input leg which has a second voltage that is a function of the input signals, the tracking circuit driving the second voltage on the input leg to track the first voltage on the output leg with variations in the input signals.Type: GrantFiled: December 15, 2005Date of Patent: July 31, 2007Assignee: Analog Devices, Inc.Inventors: Daniel F. Kelly, Lawrence A. Singer
-
Publication number: 20060186948Abstract: A programmable clock booster system including a clock booster circuit including at least one boost capacitor connected between a first node and a second node for sampling an input voltage in a first phase and applying a boosting voltage to said second node during a second phase, and a programmable capacitor circuit connected to said first node for providing a programmable boosted voltage on said first node during said second phase.Type: ApplicationFiled: December 16, 2005Publication date: August 24, 2006Inventors: Daniel Kelly, Lawrence Singer
-
Publication number: 20060132239Abstract: An input tracking current mirror for a differential amplifier system includes a current mirror having an input leg and an output leg, a differential amplifier including a first set of at least two transconductance components, each having at least one input terminal for receiving input signals, the first set of at least two transconductance components having a first common node connected to the output leg which has a first voltage that is a function of the input signals, and a tracking circuit including a second set of at least two transconductance components each having at least one input terminal for receiving the input signals, the second set of at least two transconductance components, having a second common node connected to the input leg which has a second voltage that is a function of the input signals, the tracking circuit driving the second voltage on the input leg to track the first voltage on the output leg with variations in the input signals.Type: ApplicationFiled: December 15, 2005Publication date: June 22, 2006Inventors: Daniel Kelly, Lawrence Singer
-
Patent number: 6756842Abstract: An a.c. coupled multistage high gain operational amplifier includes at least two gain stages, each having an input and an output; an a.c. coupling level shifting capacitance interconnecting the output of a first stage to the input of a second stage; and a charging circuit interconnecting with the a.c. coupling level shifting capacitance and the input of the second stage to charge the a.c. coupling level shifting capacitance in a track phase and to connect the a.c. coupling capacitance to the input of the second stage during a hold phase for dissociating the bias voltages of the stages.Type: GrantFiled: May 8, 2002Date of Patent: June 29, 2004Assignee: Analog Devices, Inc.Inventors: Iuri Mehr, Lawrence A. Singer, Wenhua Yang
-
Publication number: 20030210092Abstract: An a.c. coupled multistage high gain operational amplifier includes at least two gain stages, each having an input and an output; an a.c. coupling level shifting capacitance interconnecting the output of a first stage to the input of a second stage; and a charging circuit interconnecting with the a.c. coupling level shifting capacitance and the input of the second stage to charge the a.c. coupling level shifting capacitance in a track phase and to connect the a.c. coupling capacitance to the input of the second stage during a hold phase for dissociating the bias voltages of the stages.Type: ApplicationFiled: May 8, 2002Publication date: November 13, 2003Inventors: Iuri Mehr, Lawrence A. Singer, Wenhua Yang
-
Patent number: 6567025Abstract: A multi-bit sigma-delta analog to digital converter has a quantizer, a loop filter circuit, and a digital to analog feedback circuit. The quantizer, loop filter, and digital to analog feedback circuit have a loop gain associated therewith. The quantizer and loop filter have a combined gain associated therewith. The full-scale of the digital to analog feedback circuit is varied. The combined gain of the quantizer and loop filter is also varied. More specifically, the combined gain of the quantizer and loop filter is varied in inverse proportion to the full-scale of the digital to analog feedback circuit to maintain the loop gain at a substantially constant level.Type: GrantFiled: February 5, 2002Date of Patent: May 20, 2003Assignee: Analog Devices, Inc.Inventors: Richard Schreier, Lawrence Singer, Jennifer A. Lloyd
-
Patent number: 6556060Abstract: Latch structures and systems are disclosed that enhance latch speed and reduce latch current drain while providing complementary metal-oxide-semiconductor (CMOS)-level latch signals. They are realized with bipolar junction structures and CMOS structures that are arranged to limit latch currents in response to CMOS-level sense signals Ssns.Type: GrantFiled: June 6, 2002Date of Patent: April 29, 2003Assignee: Analog Devices, Inc.Inventors: Christopher Daniel Dillon, Lawrence A. Singer
-
Publication number: 20020105449Abstract: A multi-bit sigma-delta analog to digital converter has a quantizer, a loop filter circuit, and a digital to analog feedback circuit. The quantizer, loop filter, and digital to analog feedback circuit have a loop gain associated therewith. The quantizer and loop filter have a combined gain associated therewith. The full-scale of the digital to analog feedback circuit is varied. The combined gain of the quantizer and loop filter is also varied. More specifically, the combined gain of the quantizer and loop filter is varied in inverse proportion to the full-scale of the digital to analog feedback circuit to maintain the loop gain at a substantially constant level.Type: ApplicationFiled: February 5, 2002Publication date: August 8, 2002Inventors: Richard Schreier, Lawrence Singer, Jennifer A. Lloyd
-
Patent number: 6396429Abstract: An analog-to-digital converter including a quantizer and a residue generator, both of which sample an input voltage in parallel. The sampling characteristics of each of the residue generator and the quantizer are designed to substantially match one another. This converter may be used as a low-power ADC front-end circuit that does not require a dedicated sampleand-hold circuit. The front-end circuit consists of two substantially-matched sampling networks, one for the residue generator and the other for the quantizer, inside the first stage of the converter.Type: GrantFiled: January 8, 2001Date of Patent: May 28, 2002Assignee: Analog Devices, Inc.Inventors: Lawrence A. Singer, Iuri Mehr
-
Publication number: 20010052869Abstract: An analog-to-digital converter including a quantizer and a residue generator, both of which sample an input voltage in parallel. The sampling characteristics of each of the residue generator and the quantizer are designed to substantially match one another. This converter may be used as a low-power ADC front-end circuit that does not require a dedicated sample-and-hold circuit. The front-end circuit consists of two substantially-matched sampling networks, one for the residue generator and the other for the quantizer, inside the first stage of the converter.Type: ApplicationFiled: January 8, 2001Publication date: December 20, 2001Inventors: Lawrence A. Singer, Iuri Mehr
-
Patent number: 6118326Abstract: A circuit that produces a gate drive voltage for a MOS transistor switch, that receives an input voltage "on" a source terminal, includes a first input that receives the input voltage, a second input that receives a bias voltage, and a voltage storage element. A first switch connects the voltage storage element to sample one of the input voltage and the bias voltage during a first of first and second non-overlapping time intervals. A second switch connects the voltage storage element to increase the sampled voltage by another of the input voltage and the bias voltage to the gate drive voltage during the second non-overlapping time interval, while maintaining the gate drive voltage less than a breakdown voltage of the MOS transistor switch. A third switch connects the voltage storage element to provide the gate drive voltage to the MOS transistor switch such that a gate-to-source voltage of the MOS transistor switch is maintained approximately constant.Type: GrantFiled: November 6, 1997Date of Patent: September 12, 2000Assignee: Analog Devices, Inc.Inventors: Lawrence Singer, Todd L. Books
-
Patent number: 6060937Abstract: A circuit that produces a gate drive voltage for a MOS transistor switch, that receives an input voltage "on" a source terminal, includes a first input that receives the input voltage, a second input that receives a bias voltage, and a voltage storage element. A first switch connects the voltage storage element to sample one of the input voltage and the bias voltage during a first of first and second non-overlapping time intervals. A second switch connects the voltage storage element to increase the sampled voltage by another of the input voltage and the bias voltage to the gate drive voltage during the second non-overlapping time interval, while maintaining the gate drive voltage less than a breakdown voltage of the MOS transistor switch. A third switch connects the voltage storage element to provide the gate drive voltage to the MOS transistor switch such that a gate-to-source voltage of the MOS transistor switch is maintained approximately constant.Type: GrantFiled: September 9, 1999Date of Patent: May 9, 2000Assignee: Analog Devices, Inc.Inventors: Lawrence Singer, Todd L. Books