Patents by Inventor Lawrence Kraus
Lawrence Kraus has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7472661Abstract: A method for delivering plant seed material to a target placement surface is described. The method comprises utilizing a core material and combining plant seed material with the core material to create a vector. A plurality of vectors are delivered to a target placement surface but a barrier layer of vectors is not created.Type: GrantFiled: June 21, 2005Date of Patent: January 6, 2009Assignee: Aquablok, LtdInventors: John Harrison Hull, Eric Lawrence Kraus
-
Patent number: 7463018Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: GrantFiled: March 14, 2008Date of Patent: December 9, 2008Assignee: Advantest CorporationInventors: Eric Barr Kushnick, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Publication number: 20080157805Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: ApplicationFiled: March 14, 2008Publication date: July 3, 2008Applicant: ADVANTEST CORPORATIONInventors: Eric Barr KUSHNICK, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Publication number: 20080157804Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: ApplicationFiled: March 14, 2008Publication date: July 3, 2008Applicant: ADVANTEST CORPORATIONInventors: Eric B. KUSHNICK, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Patent number: 7362089Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: GrantFiled: August 6, 2004Date of Patent: April 22, 2008Assignee: Advantest CorporationInventors: Eric Barr Kushnick, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Publication number: 20050261856Abstract: A carrier module that is able to adapt non-standard instrument cards to the architecture of a test system is disclosed. Instrument cards based on non-standard architectures may be combined on a single carrier module. The carrier module is then plugged into the test head of the test system. The carrier module provides circuitry, contained on a plug-in sub-module called an Application Interface Adapter (AIA), to interface between the instrument cards and the test head interface connector. Additionally, the AIA may also provide access from the instrument cards to ATE system calibration circuitry. The carrier module uses the standard data bus of the test system for housekeeping and control functions. A second bus provides the bus for the non-standard instrument cards. Software drivers provided with the instrument cards are encapsulated with an appropriate wrapper so that the cards run seamlessly in the software environment of the test system.Type: ApplicationFiled: August 6, 2004Publication date: November 24, 2005Applicant: ADVANTEST CORPORATIONInventors: Eric Kushnick, Yasuo Furukawa, Lawrence Kraus, James Getchell
-
Publication number: 20030167427Abstract: A flexible built-in self-test (BIST) circuit is incorporated into an integrated circuit (IC) for testing one or random access memories or other memories embedded in an integrated circuit regardless of the number, size or test requirements of the memories. Input data from a controller that may be conveniently partitioned among components internal and external to the IC, supplies data to the BIST circuit indicating the size of the embedded memories to be tested and selecting from among several modes of BIST operation.Type: ApplicationFiled: March 31, 2003Publication date: September 4, 2003Applicant: Credence Systems CorporationInventors: Lawrence Kraus, Ivan-Pierre Batinic, Marc P. Loranger, Hiralal Ranga
-
Patent number: 6587979Abstract: A flexible built-in self-test (BIST) circuit is incorporated into an integrated circuit (IC) for testing one or random access memories or other memories embedded in an integrated circuit regardless of the number, size or test requirements of the memories. Input data from a controller that may be conveniently partitioned among components internal and external to the IC, supplies data to the BIST circuit indicating the size of the embedded memories to be tested and selecting from among several modes of BIST operation.Type: GrantFiled: January 31, 2000Date of Patent: July 1, 2003Assignee: Credence Systems CorporationInventors: Lawrence Kraus, Ivan-Pierre Batinic, Marc P. Loranger, Hiralal Ranga
-
Patent number: 6351814Abstract: A field programmable gate array (FPGA) and a decryption circuit are implemented within a common integrated circuit (IC) or within separate ICs enclosed within a common IC package. The decryption circuit decrypts an input FPGA program encrypted in accordance with a particular encryption key and then writes the decrypted FPGA program into the FPGA. Thus an FPGA program encrypted in accordance with a particular encryption key can be used to program only those FPGAs coupled with a decryption circuit capable of decoding the encrypted FPGA program in accordance with that particular encryption key. Since the decryption circuit and the FPGA are implemented in the same IC, or within the same IC package, the decrypted FPGA program the decryption circuit produces cannot be readily intercepted and copied.Type: GrantFiled: July 21, 1999Date of Patent: February 26, 2002Assignee: Credence Systems CorporationInventors: Ivan-Pierre Batinic, Lawrence Kraus, Marc P. Loranger
-
Patent number: 6304989Abstract: A built-in replacement analysis (BIRA) circuit allocates spare rows and columns of cells for replacing rows and columns of an array of memory cells in response to an input sequence of cell addresses, each identifying a row address and a column address of each defective cell of the cell array. The BIRA subsystem, including a row register corresponding each spare row and a column register corresponding to each spare column, responds to incoming cell addresses by writing their included row address into the row registers, by writing their column addresses into the column registers, and by writing link bits into the column registers. Each link bit links a row and a column register by storing row and column addresses of a defective cell. The BIRA subsystem also writes a “multiple cell” bit into each row register to indicate when the row address it stores includes more than one defective cell.Type: GrantFiled: July 21, 1999Date of Patent: October 16, 2001Assignee: Credence Systems CorporationInventors: Lawrence Kraus, Ivan-Pierre Batinic
-
Patent number: 6092030Abstract: Apparatus for supplying a signal after a predetermined time delay comprises circuitry for generating a base delay signal that is synchronized to a stable master oscillator insensitive to changes in at least one environmental variable. A vernier signal delay circuit provides delay increments smaller than those available from the base delay signal, the delay increments being sensitive to said at least one environmental variable. Storage circuitry is provided for storing information related to the duration of the delay increments as function of at least one environmental variable for which correction is to be supplied. Sensing circuitry is provided for sensing the at least one environmental variable for which correction is to be provided to supply a sensed at least one environmental variable.Type: GrantFiled: April 2, 1997Date of Patent: July 18, 2000Assignee: Credence Systems CorporationInventors: Yervant D. Lepejian, Lawrence A. Kraus, Julie D. Segal, John M. Caywood
-
Patent number: 6085346Abstract: A BIST function is provided in which both the routing area devoted to the test signals and the area devoted to the circuits required to implement the BIST routines are minimized, while also including the ability to test a plurality of embedded memories at full speed in parallel. Testing the memories at full speed both reduces test time and improves the quality of the testing.Type: GrantFiled: September 3, 1996Date of Patent: July 4, 2000Assignee: Credence Systems CorporationInventors: Yervant David Lepejian, Hrant Marandjian, Hovhannes Ghukasyan, Lawrence Kraus
-
Patent number: 6011748Abstract: A BIST function is provided in which both the row address and the column address of a memory to be tested may be selected independently. The present invention provides flexibility in selecting addresses to be tested, improves transition time between rows, and allows determination of which memory address passes or fails the test.Type: GrantFiled: August 21, 1997Date of Patent: January 4, 2000Assignee: Credence Systems CorporationInventors: Yervant David Lepejian, Hovhannes Ghukasyan, Lawrence Kraus
-
Patent number: 5983009Abstract: A method and apparatus are provided for automatically generating the design of a BIST for embedded memories of an IC. The approach relies on counters or pseudo-random generators for the implementation of many of the functions. The invention incorporates software that generates equations that can be used as inputs to a logic synthesis tool. The output of the synthesis tool feeds an automatic routing tool where it is merged with the output of the synthesis of the other portions of the integrated circuit, IC. The routing tool places and routes the signals through the logic described by the synthesis tool along with the remainder of the IC. The result is a completed IC design that includes efficient memory BIST circuitry.Type: GrantFiled: August 21, 1997Date of Patent: November 9, 1999Assignee: Credence Systems CorporationInventors: Yervant David Lepejian, Hovhannes Ghukasyan, Lawrence Kraus
-
Patent number: 5974579Abstract: A built-in self test (BIST) circuit for an integrated circuit tests one or more embedded memories by writing data to each memory address, reading it back out, and then comparing the input and output data to see if they match. The BIST circuit includes one or more data generators for supplying a sequence of data to be written to the various addresses of each memory and one or more identical address generators, each for supplying addresses to a separate embedded memory during read and write operations. Though the memories may have differently sized address spaces, all address generators generate a similar address sequence having a range of address values as large or larger than the address space of the largest memory. During each memory write cycle, a separate filter checks the address output of each address generator to determine whether the address is within the address space of the corresponding memory. If so, the BIST circuit writes the current data output of a data generator to that address of the memory.Type: GrantFiled: September 3, 1996Date of Patent: October 26, 1999Assignee: Credence Systems CorporationInventors: Yervant David Lepejian, Hrant Marandjian, Hovhannes Ghukasyan, John Caywood, Lawrence Kraus
-
Patent number: 5930814Abstract: A method and circuit are provided for generating a minimum-sized address filter to detect when the address space of an embedded memory having a smaller address space than another larger embedded memory is being exceeded. The method includes decomposing a maximum address into alternating sequences of consecutive binary ones (1's) and zeros (0's), discarding a final sequence if it contains binary 1's, and generating a filter circuit from a filter function formed from the alternating sequences of consecutive binary 1's and 0's. A built-in self test (BIST) circuit incorporating the address filter provides the ability to test a plurality of embedded memories at full speed in parallel. A computer system including a computer program for generating the filter circuit may also be provided.Type: GrantFiled: September 3, 1996Date of Patent: July 27, 1999Assignee: Credence Systems CorporationInventors: Yervant David Lepejian, Hrant Marandjian, Hovhannes Ghukasyan, Lawrence Kraus
-
Patent number: 5363810Abstract: The animal control tether comprises an elongated body, first and second handles, and a clasping device. The elongated body has a first end section and a second, opposite end section. The first handle is located at the first end section of the elongated body for providing relatively distant control over an animal. The clasping device is affixed to the second end section of the elongated body. The second handle is located at the second end section. The second handle is constructed so as to remain slack, regardless of any tension exerted on the elongated body by an animal during use, until the second handle is grasped by an animal handler desiring close control over the animal's movements.Type: GrantFiled: July 12, 1993Date of Patent: November 15, 1994Inventor: Lawrence Kraus