Patents by Inventor Len Y. Tsou
Len Y. Tsou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8219938Abstract: A method and apparatus are provided for adapting a semiconductor inter-field dose correction map from a first photolithography mask to a second photolithography mask using the same manufacturing stack and reactive ion etching processes, the method including: obtaining a first dose correction map for the first photolithography mask as a function of first chip or die identities; determining a first transformation matrix from the first chip or die identities of the first photolithography mask into an orthogonal coordinate system; determining a second transformation matrix from second chip or die identities of the second photolithography mask into the orthogonal coordinate system; and transforming the first dose correction map for the first photolithography mask into a second dose correction map for the second photolithography mask in correspondence with each of the first and second transformation matrices.Type: GrantFiled: October 16, 2009Date of Patent: July 10, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Rae Lee, Dong hee Yu, Len Y. Tsou, Haoren Zhuang
-
Publication number: 20110093823Abstract: A method and apparatus are provided for adapting a semiconductor inter-field dose correction map from a first photolithography mask to a second photolithography mask using the same manufacturing stack and reactive ion etching processes, the method including: obtaining a first dose correction map for the first photolithography mask as a function of first chip or die identities; determining a first transformation matrix from the first chip or die identities of the first photolithography mask into an orthogonal coordinate system; determining a second transformation matrix from second chip or die identities of the second photolithography mask into the orthogonal coordinate system; and transforming the first dose correction map for the first photolithography mask into a second dose correction map for the second photolithography mask in correspondence with each of the first and second transformation matrices.Type: ApplicationFiled: October 16, 2009Publication date: April 21, 2011Inventors: Hyung-Rae Lee, Dong Hee Yu, Len Y. Tsou, Haoren Zhuang
-
Patent number: 6960510Abstract: A method of forming a structure having sub-lithographic dimensions is provided. The method includes: forming a chamfered mandrel on a substrate, the mandrel having an angled surface; and performing an angled ion implantation to obtain an implanted shadow region in the substrate, the implanted shadow mask having at least one sub-lithographic dimension.Type: GrantFiled: July 1, 2002Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Sadanand V. Deshpande, Toshiharu Furukawa, David V. Horak, Wesley C. Natzle, Akihisa Sekiguchi, Len Y. Tsou, Qingyun Yang
-
Patent number: 6884734Abstract: A blocking layer is formed on a hard mask having an initial thickness. Lines are fabricated by patterning the blocking layer and the hard mask to provide a line segment, the line segment having a first dimension measured across the line segment; reacting a surface layer of the line segment to form a layer of a reaction product on a remaining portion of the line segment; and removing the reaction product without attacking the remaining portion of the line segment and without attacking the blocking layer and the substrate to form the line segment with a second dimension across the line segment that is smaller than the first dimension. The blocking layer prevents the formation of reaction product on the hard mask so that the initial thickness of the hard mask is maintained. The blocking layer can also serve as an ARC layer for photoresist patterning so that the use of an additional film layer is not required.Type: GrantFiled: November 20, 2001Date of Patent: April 26, 2005Assignee: International Business Machines CorporationInventors: Frederick W. Buehrer, Derek Chen, William Chu, Scott Crowder, Sadanand V. Deshpande, David V. Horak, Wesley C. Natzle, Hung Y. Ng, Len Y. Tsou, Chienfan Yu
-
Patent number: 6864041Abstract: A method of fabricating an electronic chip on a wafer in which a first mask at a predetermined lower resolution is developed on the wafer and then etched under a first set of conditions for a predetermined period to achieve a mask that is below the resolution limit of current lithography. The etched mask is then used as a hard mask for etching material on a lower layer.Type: GrantFiled: May 2, 2001Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventors: Jeffrey J. Brown, Sadanand Vinayak Deshpande, David V. Horak, Maheswaran Surendra, Len Y. Tsou, Qingyun Yang, Chienfan Yu, Ying Zhang
-
Patent number: 6828187Abstract: A method for forming a semiconductor device, includes forming a first locally doped semiconductor region of a first conductivity type and a second locally doped semiconductor region of a second conductivity type over an undoped, lower semiconductor region. A first etch is implemented to simultaneously create a desired pattern in the first and second locally doped semiconductor regions in a manner that also provides a first passivation of exposed sidewalls thereof, wherein the first etch removes material from the first and second locally doped regions at a substantially constant rate with respect to one another, and in a substantially anisotropic manner. A second etch is implemented to complete the desired pattern in the undoped, lower semiconductor region in a manner that protects the first and second locally doped regions from additional material removal therefrom.Type: GrantFiled: January 6, 2004Date of Patent: December 7, 2004Assignee: International Business Machines CorporationInventors: Joyce C. Liu, Len Y. Tsou, Qingyun Yang
-
Publication number: 20040198030Abstract: A blocking layer is formed on a hard mask having an initial thickness. Lines are fabricated by patterning the blocking layer and the hard mask to provide a line segment, the line segment having a first dimension measured across the line segment; reacting a surface layer of the line segment to form a layer of a reaction product on a remaining portion of the line segment; and removing the reaction product without attacking the remaining portion of the line segment and without attacking the blocking layer and the substrate to form the line segment with a second dimension across the line segment that is smaller than the first dimension. The blocking layer prevents the formation of reaction product on the hard mask so that the initial thickness of the hard mask is maintained. The blocking layer can also serve as an ARC layer for photoresist patterning so that the use of an additional film layer is not required.Type: ApplicationFiled: November 20, 2001Publication date: October 7, 2004Applicant: International Business Machines CorporationInventors: Frederick W. Buehrer, Derek Chen, William Chu, Scott Crowder, Sadanand V. Deshpande, David V. Horak, Wesley C. Natzle, Hung Y. Ng, Len Y. Tsou, Chienfan Yu
-
Patent number: 6703269Abstract: A method for manufacturing a semiconductor chip which has transistors is disclosed. The transistors include first type transistors which have a first type of doping and second type transistors which have a second type of doping different than the first type of doping. The method includes forming a conductive layer on a substrate. The conductive layer includes first regions that have the first type of doping and second regions have the second type of doping. The invention patterns a mask over the conductive layer, and the mask protects portions of the conductive layer where gate conductors will be located. Next, the invention partially etches unprotected portions of the conductive layer. The partially etching process allows a layer of the unprotected portions to remain, such that the substrate is not exposed by the partially etching process.Type: GrantFiled: April 2, 2002Date of Patent: March 9, 2004Assignee: International Business Machines CorporationInventors: Jeffrey J. Brown, Len Y. Tsou, Qingyun Yang
-
Publication number: 20040002203Abstract: A method of forming a structure having sub-lithographic dimensions is provided. The method includes: forming a chamfered mandrel on a substrate, the mandrel having an angled surface; and performing an angled ion implantation to obtain an implanted shadow region in the substrate, the implanted shadow mask having at least one sub-lithographic dimension.Type: ApplicationFiled: July 1, 2002Publication date: January 1, 2004Applicant: International Business Machines CorporationInventors: Sadanand V. Deshpande, Toshiharu Furukawa, David V. Horak, Wesley C. Natzle, Akihisa Sekiguchi, Len Y. Tsou, Qingyun Yang
-
Publication number: 20030186492Abstract: A method for manufacturing a semiconductor chip which has transistors is disclosed. The transistors include first type transistors which have a first type of doping and second type transistors which have a second type of doping different than the first type of doping. The method includes forming a conductive layer on a substrate. The conductive layer includes first regions that have the first type of doping and second regions have the second type of doping. The invention patterns a mask over the conductive layer, and the mask protects portions of the conductive layer where gate conductors will be located. Next, the invention partially etches unprotected portions of the conductive layer. The partially etching process allows a layer of the unprotected portions to remain, such that the substrate is not exposed by the partially etching process.Type: ApplicationFiled: April 2, 2002Publication date: October 2, 2003Applicant: International Business Machines CorporationInventors: Jeffrey J. Brown, Len Y. Tsou, Qingyun Yang
-
Patent number: 6509219Abstract: A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 &mgr;m electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.Type: GrantFiled: August 10, 2001Date of Patent: January 21, 2003Assignee: International Business Machines CorporationInventors: Len Y. Tsou, Hongwen Yan, Qingyun Yang, Chienfan Yu
-
Publication number: 20020164546Abstract: A method of fabricating an electronic chip on a wafer in which a first mask at a predetermined lower resolution is developed on the wafer and then etched under a first set of conditions for a predetermined period to achieve a mask that is below the resolution limit of current lithography. The etched mask is then used as a hard mask for etching material on a lower layer.Type: ApplicationFiled: May 2, 2001Publication date: November 7, 2002Applicant: International Business Machines CorporationInventors: Jeffrey J. Brown, Sadanand Vinayak Deshpande, David V. Horak, Maheswaran Surendra, Len Y. Tsou, Qingyun Yang, Chienfan Yu, Ying Zhang
-
Publication number: 20020132437Abstract: A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 &mgr;m electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.Type: ApplicationFiled: August 10, 2001Publication date: September 19, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Len Y. Tsou, Hongwen Yan, Qingyun Yang, Chienfan Yu
-
Patent number: 5286337Abstract: Indium tin oxide films deposited on substrates are subjected to reactive ion etching in a plasma containing dissociated hydrogen bromide or a mixture of dissociated hydrogen bromide and dissociated boron tinchloride.Type: GrantFiled: January 25, 1993Date of Patent: February 15, 1994Assignee: North American Philips CorporationInventor: Len Y. Tsou
-
Patent number: 4491499Abstract: A method for determining the optimum time at which a plasma etching operation should be terminated. The optical emission intensity (S.sub.1) of the plasma in a narrow band centered about a predetermined spectral line, indicative of the gas phase concentration of a plasma etch product or reactant species. The optical emission intensity (S.sub.2) of the plasma in a wide band centered about the predetermined spectral line, indicative of a background emission signal is also monitored. The intensity (S.sub.1L) of the spectral line is then determined in accordance with the equation S.sub.1L =S.sub.1 -k (.alpha.S.sub.2 -S.sub.1). The etching process is terminated when the monitored signal intensity (S.sub.1L) or its time derivative reaches a predetermined value.Type: GrantFiled: March 29, 1984Date of Patent: January 1, 1985Assignee: AT&T Technologies, Inc.Inventors: Leslie G. Jerde, Earl R. Lory, Kevin A. Muething, Len Y. Tsou