Patents by Inventor Leon Zlotnik
Leon Zlotnik has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240193144Abstract: A hash corresponding to a bit string is generated. The hash corresponds to an address location in a data structure associated with the bit string. An index and a modifier correspond to the address location in the data structure corresponding to the hash associated with a first address location in the data structure are determined. In response to determining that the modifier has a first value associated therewith, index information corresponding to the bit string is written to the first address location in the data structure. In response to determining that the modifier has a second value other than the first value associated therewith, the index information corresponding to the bit string is written to a second address location in the data structure.Type: ApplicationFiled: December 7, 2023Publication date: June 13, 2024Inventors: Leon Zlotnik, Brian Toronyi
-
Publication number: 20240185898Abstract: A method includes receiving, by shift circuitry, a bit string comprising a plurality of bits and determining, based on a shifting indicator, a quantity of bits by which the bit string is to be shifted within the shift circuitry. The method further includes generating a shifted bit string by performing, by the shift circuitry, an operation to shift the bit string by the quantity of bits indicated by the shifting indicator and performing, by decision circuitry coupled to the shift circuitry, an operation to alter one or more of the plurality of bits of the shifted bit string from a logical value of one to a logical value of zero or from a logical value of zero to a logical value of one.Type: ApplicationFiled: November 29, 2023Publication date: June 6, 2024Inventors: Eyal En Gad, Leon Zlotnik, Yoav Weinberg
-
Patent number: 11973504Abstract: An asynchronous multi-cycle reset synchronization circuit that can correlate any number of resets and synchronous clocks with simultaneous reset de-assertion and removal of reset assertion crossing hazards. The asynchronous multi-cycle reset synchronization circuit can also be paired with a synchronous multi-cycle reset synchronization circuit to correlate same domain asynchronous and synchronous resets. Also described is a synchronous reset multi-cycle synchronization circuit that correlates with any number of asynchronous resets and guarantees simultaneous reset de-assertion.Type: GrantFiled: August 17, 2020Date of Patent: April 30, 2024Assignee: INTEL CORPORATIONInventors: Leon Zlotnik, Lev Zlotnik, Jeremy Anderson
-
Publication number: 20240097707Abstract: A decoding operation is performed by altering at least one bit of the bit string from a first value to a second value and applying a bit mask to each bit of the bit string that is not altered from the first value to the second value. The decoding operation further includes writing an indication corresponding to a quantity of bits that have been altered from the first value to the second value to an array of memory cells, wherein the indication corresponds to a quantity of errors contained in the bit string, determining that the quantity of errors for the bit string has reached a threshold quantity of errors, and refraining from performing a subsequent operation to alter at least the one bit of the bit string, or a different bit of the bit string, or both, from the first value to the second value in response to determining that the quantity of errors for the bit string has reached the threshold quantity of errors.Type: ApplicationFiled: September 21, 2022Publication date: March 21, 2024Inventors: Leon Zlotnik, Eyal En Gad
-
Publication number: 20240095123Abstract: A method includes determining a quantity of errors for a bit string based on a quantity of bits having a logical value of one within the bit string and writing an indication corresponding to the quantity of errors for the bit string to an array of memory cells. The method can further include determining that the quantity of errors for the bit string has reached a threshold quantity of errors and refraining from performing a subsequent operation to determine the quantity of errors for the bit string in response to determining that the quantity of errors for the bit string has reached the threshold quantity of errors.Type: ApplicationFiled: September 21, 2022Publication date: March 21, 2024Inventors: Leon Zlotnik, Eyal En Gad, Fan Zhou
-
Publication number: 20240061485Abstract: A method includes receiving signaling indicative of a temperature of a circuit portion area of a memory sub-system and receiving signaling indicative of a voltage or a current of the circuit portion area of the memory sub-system. The method further includes generating, based on the signaling indicative of temperature of the circuit portion area and the signaling indicative of the voltage or the current of the circuit portion area, a voltage management control signal and transferring the voltage management control signal to a voltage regulator of the memory sub-system. The method further includes operating the voltage regulator in response to receipt of the voltage management control signal to generate a voltage signal.Type: ApplicationFiled: August 19, 2022Publication date: February 22, 2024Inventor: Leon Zlotnik
-
Publication number: 20240036596Abstract: A first voltage regulation circuit is coupled to a second voltage regulation circuit. Control circuitry is coupled to the first voltage regulation circuit and the second voltage regulation circuit. The control circuitry determines that a signal criterion is met, and controls application of a voltage signal generated by the second voltage regulation circuit to stabilize a voltage signal generated by the first voltage regulation circuit.Type: ApplicationFiled: July 27, 2022Publication date: February 1, 2024Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11888318Abstract: Sensing circuitry and clock management circuitry provide transient load management. The sensing circuitry detects a voltage, current, and/or activity associated with a system-on-chip (SoC) and determines whether the detected voltage, current, and/or activity meets a threshold. The clock management circuitry generates clocking signals for the SoC and alters a frequency of the generated clocking signals in response to the detected voltage, current, and/or activity meeting the threshold to alter an amount of power consumed by the SoC.Type: GrantFiled: April 7, 2022Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20240020223Abstract: A first data entry is written to an address location of a memory resource that is neither a first physical address of the memory resource nor a last physical address of the memory resource. In response to a determination that a second data entry has a value that is greater than a value associated with the first data entry, the second data entry is written to an address location of the memory resource that is physically located between the address location of the memory resource to which the first data entry is written and the last physical address of the memory resource. In contrast, in response to a determination that the second data entry has the value that is less than the value associated with the first data entry, the second data entry is written to an address location of the memory resource that is physically located between the address location of the memory resource to which the first data entry is written and the first physical address of the memory resource.Type: ApplicationFiled: July 18, 2022Publication date: January 18, 2024Inventors: Leon Zlotnik, Brian Toronyi
-
Publication number: 20240020036Abstract: A first memory resource is configured to store a data structure. The first memory resource is coupled to a second memory resource that is configured to store a plurality of data structures. A processing device is coupled to the first memory resource, the second memory resource, and a third memory resource. The processing device writes data entries to the data structure within the first memory resource, determine that the data structure within the first memory resource includes a threshold quantity of data entries, and write the contents of the data structure within the first memory resource to a data structure within the second memory resource. The processing resource is further configured to move the contents of the contents of the data structure in the second memory resource to the third memory resource by readdressing the entries written within the second memory resource to virtual addresses associated with the third memory resource.Type: ApplicationFiled: July 18, 2022Publication date: January 18, 2024Inventors: Leon Zlotnik, Brian Toronyi
-
Publication number: 20230393644Abstract: An example method for voltage frequency scaling based on error rate can include performing a plurality of monitoring operations on a system on chip (SoC) at a respective plurality of voltage values (and/or plurality of frequency values and/or temperature values). The example method can include causing error rate data gathered from each of the plurality of monitoring operations to be entered into a database, wherein the entered error rate data is associated with the plurality of voltage values. The entered data is associated with the respective plurality of voltage value. The example method can include generating a plot using the error rate date in the database. The example method can include determining a particular voltage value greater than each of the plurality of voltage values based on the plot and a particular error rate associated with the particular voltage value.Type: ApplicationFiled: August 23, 2022Publication date: December 7, 2023Inventor: Leon Zlotnik
-
Publication number: 20230384353Abstract: A voltage tracking circuit includes delay line blocks, a phase detector delay line block, phase detection circuitry, and a controller. The controller determines a first voltage based on a quantity of active delay line blocks among the plurality of delay line blocks and determines a second voltage based on information received from the phase detection circuitry. The controller determines a measured value of a voltage provided by the voltage regulator voltage based on the first voltage and the second voltage.Type: ApplicationFiled: May 25, 2022Publication date: November 30, 2023Inventors: Leon Zlotnik, Leonid Minz
-
Patent number: 11815926Abstract: A method includes receiving a respective signal from each of a plurality of respective sensor circuits, wherein each respective signal is indicative of a voltage or a current detected by each of the plurality of respective sensor circuits and performing an operation to determine whether one or more of the received signals meets a criterion. The method further includes generating a voltage management control signal in response to a determination that the one or more of the received signals meets the criterion, transferring the voltage management control signal to a voltage regulator, and generating, by the voltage regulator, a voltage signal in response to receipt of the voltage management control signal.Type: GrantFiled: August 12, 2022Date of Patent: November 14, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20230327444Abstract: Sensing circuitry and clock management circuitry provide transient load management. The sensing circuitry detects a voltage, current, and/or activity associated with a system-on-chip (SoC) and determines whether the detected voltage, current, and/or activity meets a threshold. The clock management circuitry generates clocking signals for the SoC and alters a frequency of the generated clocking signals in response to the detected voltage, current, and/or activity meeting the threshold to alter an amount of power consumed by the SoC.Type: ApplicationFiled: April 7, 2022Publication date: October 12, 2023Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Publication number: 20230299754Abstract: A plurality of flip-flops of an integrated circuit (IC) (e.g., an ASIC) are electrically connected in a predefined series. The scan input gate of any give flip-flop in the predefined series is electrically connected to one of a Q output gate or a Q-bar output gate of an adjacent flip-flop in the predefined series. A reset operation for the IC occurs by feeding a bit string of identical bits (e.g., all zeros) through the scan input gate of a first flip-flop of the plurality of flip-flops to reset the plurality of flip-flops without the need for resetting circuitry and accompanying power savings for the IC.Type: ApplicationFiled: March 16, 2022Publication date: September 21, 2023Inventors: Leon Zlotnik, Leonid Minz, Yoav Weinberg
-
Publication number: 20230290426Abstract: An example method for scan-based voltage frequency scaling can include performing a plurality of at-speed scan operation on a system on chip (SoC) at a plurality of respective voltage values. The example method can include entering data gathered from at least one of the plurality of at-speed scan operations into a database. The entered data is associated with the respective plurality of voltage value. The example method can include determining a particular voltage value of the respective plurality of voltage values at which a parameter of the SoC reaches a threshold. The example method can include indicating the determined particular voltage in the database. The indicated determined particular voltage in the database can be used for performing one or more operations using the SoC.Type: ApplicationFiled: March 11, 2022Publication date: September 14, 2023Inventors: Leon Zlotnik, Leonid Minz, Yoav Weinberg
-
Publication number: 20230283386Abstract: Clock enable signals are collected and summed. The number of simultaneously enabled clock enable signals can represent switching activity within a system and can be used as an indicator for power management, noise management, etc. of such a system. Digital switching activity sensing include performance of an operation to sum a quantity of open clock gates associated with a plurality of latches that are grouped into multiple subsets of latches. An activity indication is generated based, at least in part, on a result of the operation to sum the quantity of open clock gates associated with the plurality of latches.Type: ApplicationFiled: October 14, 2022Publication date: September 7, 2023Inventors: Leon Zlotnik, Leonid Minz, Pranjal Chauhan
-
Patent number: 11747843Abstract: Aspects of the present disclosure are directed to voltage drop compensation for power supplies. One method includes sensing each voltage, via a voltage sensor, of a plurality of voltages from different areas of circuit components prior to the voltage reaching a voltage regulator, receiving, at a voltage manager, a sensed voltage magnitude from the voltage sensor for at least one of the plurality of voltages, receiving, at a voltage manager, data for a number of characteristics of the circuitry components, and selecting a correction voltage to be provided to the voltage regulator based on the sensed voltage magnitude from the voltage sensor for the at least one of the plurality of voltages and data for at least one of the characteristics of the circuitry components.Type: GrantFiled: April 11, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11747842Abstract: Aspects of the present disclosure are directed to multi-referenced power supplies. One method includes sensing each voltage, via a voltage sensor, of plurality of voltages from different areas of circuit components prior to the voltage reaching a voltage regulator, receiving, at a voltage manager, a sensed voltage magnitude from the voltage sensor, and selecting a feedback voltage to be provided to the voltage regulator based on the sensed voltage magnitude from the voltage sensor for the at least one of the plurality of voltages.Type: GrantFiled: April 11, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Leon Zlotnik, Leonid Minz, Ekram H. Bhuiyan
-
Patent number: 11741024Abstract: A synchronizer that can generate pipeline (e.g., FIFO, LIFO) status in a single step without intermediate synchronization. The status can be an indicator of whether a pipeline is full, empty, almost full, or almost empty. The synchronizer (also referred to as a double-sync or ripple-based pipeline status synchronizer) can be used with any kind of clock crossing pipeline and all kinds of pointer encodings. The double-sync and ripple-based pipeline status synchronizers eliminate costly validation and semi-manual timing closure, suggests better performance and testability, and have lower area and power.Type: GrantFiled: August 17, 2020Date of Patent: August 29, 2023Assignee: Intel CorporationInventors: Leon Zlotnik, Jeremy Anderson, Lev Zlotnik, Daniel Ballegeer