Patents by Inventor Lindsey Hall
Lindsey Hall has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060134808Abstract: Methods (100) are provided for fabricating a ferroelectric capacitor structure including methods (128) for etching and cleaning patterned ferroelectric capacitor structures in a semiconductor device. The methods comprise etching (140, 200) portions of an upper electrode, etching (141, 201) ferroelectric material, and etching (142, 202) a lower electrode to define a patterned ferroelectric capacitor structure, and etching (143, 206) a portion of a lower electrode diffusion barrier structure. The methods further comprise ashing (144, 203) the patterned ferroelectric capacitor structure using a first ashing process, performing (145, 204) a wet clean process after the first ashing process, and ashing (146, 205) the patterned ferroelectric capacitor structure using a second ashing process directly after the wet clean process at a high temperature in an oxidizing ambient.Type: ApplicationFiled: December 17, 2004Publication date: June 22, 2006Inventors: Scott Summerfelt, Lindsey Hall, K. Udayakumar, Theodore Moise
-
Patent number: 7060579Abstract: A method (100) of forming a transistor includes forming a gate structure (108) over a semiconductor body and forming recesses (112) using an isotropic etch using the gate structure as an etch mask. The isotropic etch forms a recess in the semiconductor body that extends laterally in the semiconductor body toward a channel portion of the semiconductor body underlying the gate structure. The method further includes epitaxially growing silicon (114) comprising stress-inducing species in the recesses. The source and drain regions are then implanted (120) in the semiconductor body on opposing sides of the gate structure.Type: GrantFiled: July 29, 2004Date of Patent: June 13, 2006Assignee: Texas Instruments IncorporatedInventors: PR Chidambaram, Lindsey Hall, Haowen Bu
-
Publication number: 20060121713Abstract: The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit. The method for manufacturing the semiconductor device, among other steps, includes providing a capped polysilicon gate electrode (290) over a substrate (210), the capped polysilicon gate electrode (290) including a buffer layer (260) located between a polysilicon gate electrode layer (250) and a protective layer (270). The method further includes forming source/drain regions (710) in the substrate (210) proximate the capped polysilicon gate electrode (290), removing the protective layer (270) and the buffer layer (260), and siliciding the polysilicon gate electrode layer (250) to form a silicided gate electrode (1110).Type: ApplicationFiled: December 8, 2004Publication date: June 8, 2006Applicant: Texas Instruments, Inc.Inventors: Shaofeng Yu, Haowen Bu, Jiong-Ping Lu, Lindsey Hall
-
Publication number: 20060081894Abstract: A method of forming an integrated circuit transistor (50). The method provides a first semiconductor region (52) and forms (110) a gate structure (54x) in a fixed position relative to the first semiconductor region. The gate structure has a first sidewall and a second sidewall (59x). The method also forms at least a first layer (58x, 60x) adjacent the first sidewall and the second sidewall. The method also forms (120) at least one recess (62x) in the first semiconductor region and extending laterally outward from the gate structure. Additional steps in the method are first, oxidizing (130) the at least one recess such that an oxidized material is formed therein, second, stripping (140) at least a portion of the oxidized material, and third, forming (160) a second semiconductor region (66x) in the at least one recess.Type: ApplicationFiled: October 18, 2004Publication date: April 20, 2006Applicant: Texas Instruments IncorporatedInventor: Lindsey Hall
-
Patent number: 6995088Abstract: The present invention provides, in one embodiment, a method of forming a copper layer (100) over a semiconductor substrate (105). The method comprises coating a copper seed layer (110) located over a semiconductor substrate with a protective agent (120) to form a protective layer (125). The method also includes placing the semiconductor substrate in an acid bath (145) to remove the protective layer. The method further includes electrochemically depositing a second copper layer (155) on the copper seed layer. Such methods and resulting conductive structures thereof may be advantageously used in methods to manufacture integrated circuits comprising copper interconnects.Type: GrantFiled: May 18, 2004Date of Patent: February 7, 2006Assignee: Texas Instruments IncorporatedInventors: Sanjeev Aggarwal, Lindsey Hall, Trace Q. Hurd
-
Publication number: 20060024972Abstract: The present invention provides a process of manufacturing a semiconductor device 200 while reducing silicon loss. In one aspect, the process includes removing a photoresist layer 270 from a semiconductor substrate 235 adjacent a gate 240 and cleaning the semiconductor substrate with a wet clean solution. The removing step includes subjecting the photoresist layer 270 to a plasma ash. The plasma ash removes at least a portion of a crust 275 formed on the photoresist layer 270 but leaves a substantial portion of the photoresist layer 270. The photoresist layer 270 is subjected to a wet etch subsequent to the plasma ash that removes a substantial portion of the photoresist layer 270.Type: ApplicationFiled: July 29, 2004Publication date: February 2, 2006Applicant: Texas Instruments IncorporatedInventors: Lindsey Hall, Trace Hurd, Deborah Riley
-
Publication number: 20060024882Abstract: The present invention provides a method for manufacturing a semiconductor device, and a method for manufacturing an integrated circuit including the semiconductor devices. The method for manufacturing a semiconductor device (100) , among other steps, includes forming a gate structure (120) over a substrate (110) and forming source/drain regions (190) in the substrate (110) proximate the gate structure (120). The method further includes subjecting the gate structure (120) and substrate (110) to a dry etch process and placing fluorine in the source/drain regions to form fluorinated source/drains (320) subsequent to subjecting the gate structure (120) and substrate (110) to the dry etch process. Thereafter, the method includes forming metal silicide regions (510, 520) in the gate structure (120) and the fluorinated source/drains (320).Type: ApplicationFiled: July 29, 2004Publication date: February 2, 2006Applicant: Texas Instruments, IncorporatedInventors: Jiong-Ping Lu, Clint Montgomery, Lindsey Hall, Donald Miles, Duofeng Yue, Thomas Bonifield
-
Publication number: 20060024898Abstract: A method (100) of forming a transistor includes forming a gate structure (108) over a semiconductor body and forming recesses (112) using an isotropic etch using the gate structure as an etch mask. The isotropic etch forms a recess in the semiconductor body that extends laterally in the semiconductor body toward a channel portion of the semiconductor body underlying the gate structure. The method further includes epitaxially growing silicon (114) comprising stress-inducing species in the recesses. The source and drain regions are then implanted (120) in the semiconductor body on opposing sides of the gate structure.Type: ApplicationFiled: July 29, 2004Publication date: February 2, 2006Inventors: PR Chidambaram, Lindsey Hall, Haowen Bu
-
Publication number: 20060019456Abstract: Methods (50) are presented for transistor fabrication, in which first and second sidewall spacers (120a, 120b) are formed laterally outward from a gate structure (114), after which a source/drain region (116) is implanted. The method (50) further comprises removing all or a portion of the second sidewall spacer (120b) after implanting the source/drain region (116), where the remaining sidewall spacer (120a) is narrower following the source/drain implant to improve source/drain contact resistance and PMD gap fill, and to facilitate inducing stress in the transistor channel.Type: ApplicationFiled: July 26, 2004Publication date: January 26, 2006Inventors: Haowen Bu, PR Chidambaram, Rajesh Khamankar, Lindsey Hall
-
Publication number: 20060014393Abstract: The present invention substantially removes dry etch residue from a dry plasma etch process 110 prior to depositing a cobalt layer 124 on silicon substrate and/or polysilicon material. Subsequently, one or more annealing processes 128 are performed that cause the cobalt to react with the silicon thereby forming cobalt silicide regions. The lack of dry etch residue remaining between the deposited cobalt and the underlying silicon permits the cobalt silicide regions to be formed substantially uniform with a desired silicide sheet and contact resistance. The dry etch residue is substantially removed by performing a first cleaning operation 112 and then an extended cleaning operation 114 that includes a suitable cleaning solution. The first cleaning operation typically removes some, but not all of the dry etch residue. The extended cleaning operation 114 is performed at a higher temperature and/or for an extended duration and substantially removes dry etch residue remaining after the first cleaning operation 112.Type: ApplicationFiled: July 19, 2004Publication date: January 19, 2006Inventors: Jiong-Ping Lu, Freidoon Mehrad, Lindsey Hall, Vivian Liu, Clint Montgomery, Scott Johnson
-
Publication number: 20050260853Abstract: The present invention provides, in one embodiment, a method of forming a copper layer (100) over a semiconductor substrate (105). The method comprises coating a copper seed layer (110) located over a semiconductor substrate with a protective agent (120) to form a protective layer (125). The method also includes placing the semiconductor substrate in an acid bath (145) to remove the protective layer. The method further includes electrochemically depositing a second copper layer (155) on the copper seed layer. Such methods and resulting conductive structures thereof may be advantageously used in methods to manufacture integrated circuits comprising copper interconnects.Type: ApplicationFiled: May 18, 2004Publication date: November 24, 2005Applicant: Texas Instruments, IncorporatedInventors: Sanjeev Aggarwal, Lindsey Hall, Trace Hurd
-
Publication number: 20050239218Abstract: The present invention provides a ferroelectric capacitor, a method of manufacture therefor, and a method of manufacturing a ferroelectric random access memory (FeRAM) device. The ferroelectric capacitor (100), among other elements, includes a substantially planar ferroelectric dielectric layer (165) located over a first electrode layer (160), wherein the substantially planar ferroelectric dielectric layer (165) has an average surface roughness of less than about 4 nm. The ferroelectric capacitor (100) further includes a second electrode layer (170) located over the substantially planar ferroelectric dielectric layer (165).Type: ApplicationFiled: April 21, 2004Publication date: October 27, 2005Applicant: Texas Instruments IncorporatedInventors: Sanjeev Aggarwal, Kelly Taylor, Lindsey Hall, Satyavolu Rao
-
Publication number: 20050233563Abstract: The present invention provides a capacitor [205]. The capacitor [205] includes a first conductive layer [206] located on an interconnect structure [226] formed in a dielectric layer [228], a capacitor dielectric layer [208] located over the first conductive layer [206] and a second conductive layer [210] located over the capacitor dielectric layer [208]. The recess relief in the surface of the dielectric layer [228] attributable to a fabrication process has been reduced about the interconnect structure [226] to provide a more planar deposition surface over which the capacitor's [205] layers may be deposited.Type: ApplicationFiled: April 15, 2004Publication date: October 20, 2005Applicant: Texas Instruments IncorporatedInventors: Lindsey Hall, Satyavolu Papa Rao, Gad Haase, Asad Haider
-
Publication number: 20050215038Abstract: The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit including the semiconductor device. The method for manufacturing the semiconductor device, among other possible steps, forming a polysilicon gate electrode (250) over a substrate (210) and forming a protective layer (260) over the polysilicon gate electrode (250) to provide a capped polysilicon gate electrode (230). The method further includes forming a protective oxide (510) on a surface proximate the polysilicon gate electrode (250), and removing the protective oxide (510) using a wet etch, the wet etch not having a substantial impact on the protective layer (260).Type: ApplicationFiled: July 2, 2004Publication date: September 29, 2005Applicant: Texas Instruments, IncorporatedInventors: Lindsey Hall, Haowen Bu, Shaofeng Yu
-
Publication number: 20050139872Abstract: A method (100) of forming a transistor includes forming a gate structure (106, 108) over a semiconductor body and forming recesses (112) substantially aligned to the gate structure in the semiconductor body. Silicon germanium is then epitaxially grown (114) in the recesses, followed by forming sidewall spacers (118) over lateral edges of the gate structure. The method continues by implanting source and drain regions in the semiconductor body (120) after forming the sidewall spacers. The silicon germanium formed in the recesses resides close to the transistor channel and serves to provide a compressive stress to the channel, thereby facilitating improved carrier mobility in PMOS type transistor devices.Type: ApplicationFiled: July 29, 2004Publication date: June 30, 2005Inventors: Pr Chidambaram, Douglas Grider, Brian Smith, Haowen Bu, Lindsey Hall
-
Patent number: 6876021Abstract: The present invention forms sidewall diffusion barrier layer(s) that mitigate hydrogen contamination of ferroelectric capacitors. Sidewall diffusion barrier layer(s) of the present invention are formed via a physical vapor deposition process at a low temperature. By so doing, the sidewall diffusion barrier layer(s) are substantially amorphous and provide superior protection against hydrogen diffusion than conventional and/or crystalline sidewall diffusion barrier layers.Type: GrantFiled: November 25, 2002Date of Patent: April 5, 2005Assignee: Texas Instruments IncorporatedInventors: J. Scott Martin, Scott R. Summerfelt, Theodore S. Moise, Kelly J. Taylor, Luigi Colombo, Sanjeev Aggarwal, Sirisha Kuchimanchi, K. R. Udayakumar, Lindsey Hall
-
Publication number: 20050045590Abstract: An embodiment of the invention is a method of cleaning a material stack 2 that has a hard mask top layer 8. The method involves cleaning the material stack 2 with a fluorine-based plasma etch. The method further involves rinsing the material stack 2 with a wet clean process.Type: ApplicationFiled: September 10, 2004Publication date: March 3, 2005Inventors: Lindsey Hall, Scott Summerfelt
-
Publication number: 20040099893Abstract: The present invention forms sidewall diffusion barrier layer(s) that mitigate hydrogen contamination of ferroelectric capacitors. Sidewall diffusion barrier layer(s) of the present invention are formed via a physical vapor deposition process at a low temperature. By so doing, the sidewall diffusion barrier layer(s) are substantially amorphous and provide superior protection against hydrogen diffusion than conventional and/or crystalline sidewall diffusion barrier layers.Type: ApplicationFiled: November 25, 2002Publication date: May 27, 2004Inventors: J. Scott Martin, Scott R. Summerfelt, Theodore S. Moise, Kelly J. Taylor, Luigi Colombo, Sanjeev Aggarwal, Sirisha Kuchimanchi, K. R. Udayakumar, Lindsey Hall
-
Patent number: 6535835Abstract: The volume of fluid flow within a vessel (VE) is measured by an ultrasound system. Ultrasound waves backscattered from the fluid within the vessel generate data from which velocity values representing components of velocity (Vx and Vy) of the fluid flow in the scan plane (IP) are calculated. Grayscale data is correlated and the rate of decorrelation (D) of the data is calculated. The volume flow of the fluid (F) is estimated in response to the velocity signals and the rate of decorrelation (D).Type: GrantFiled: January 31, 2000Date of Patent: March 18, 2003Assignees: GE Medical Systems Global Technology Company, LLC, The Regents of the University of MichiganInventors: Jonathan M. Rubin, Jeffrey Brian Fowlkes, Theresa Ann Tuthill, Anne Lindsey Hall
-
Patent number: 6448182Abstract: An embodiment of the instant invention is a method of fabricating an electrical device having a structure overlying a semiconductor substrate which is planarized using chemical mechanical planarization, the method comprising the steps of: forming a layer of material over the semiconductor wafer; polishing the layer of material by subjecting it to a polishing pad and a slurry which includes peroxygen; and wherein the slurry additionally includes a stabilizing agent which retards the decomposition of the peroxygen in the slurry. Preferably, the stabilizing agent is comprised of: pyrophosphoric acids, polyphosphonic acids, polyphosphoric acids, Ethylenediamine Tetraacetic acid, a salt of the pyrophosphoric acids, a salt of the polyphosphonic acids, a salt of the polyphosphoric acids, a salt of the Ethylenediamine Tetraacetic acid and any combination thereof. In addition, the stabilizing agent may be comprised of: sodium pyrophosphate decahydrate, sodium pyrophosphate decahydrate, and/or 8-hydroxyquinoline.Type: GrantFiled: November 22, 1999Date of Patent: September 10, 2002Assignee: Texas Instruments IncorporatedInventors: Lindsey Hall, Jennifer Sees, Ashutosh Misra