Patents by Inventor Ling-Wei Ke
Ling-Wei Ke has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240163072Abstract: The present disclosure provides a calibration method and readable computer storage medium. The calibration method includes: configuring a reference signal source to output a reference signal; delaying the reference signal through a delay chain to output a delay signal; synchronous sampling the reference signal and the delay signal; adding 1 count and obtaining a final count value when the sampling result is in the preset state; determining whether a ratio between the count value and the first quantity is within a preset range; obtaining the average delay time according to the time width of the reference signal wave and the number of the delay units opened in the delay chain when the ratio is within the preset range; and outputting a control signal to the clock recovery circuit according to the average delay time to calibrate the delay time of the clock recovery circuit.Type: ApplicationFiled: February 2, 2023Publication date: May 16, 2024Inventors: YU-CHIEH HSU, LING-WEI KE, CHUN-YU CHEN, HONG-YUN WEI
-
Patent number: 10002833Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of first conductive layers embedded in respective said plurality of IMD layers, wherein said first conductive layers comprise copper; a first insulating layer overlying said plurality of IMD layers and said plurality of first conductive layers; at least a first wiring line in a second conductive layer overlying said first insulating layer, for distributing power signal or ground signal, wherein said second conductive layer comprise aluminum; and at least a second wiring line in a third conductive layer overlying said second conductive layer, for distributing power signal or ground signal.Type: GrantFiled: May 25, 2017Date of Patent: June 19, 2018Assignee: MediaTek Inc.Inventors: Ching-Chung Ko, Tao Cheng, Tien-Yueh Liu, Ta-Hsi Chou, Peng-Cheng Kao, Ling-Wei Ke
-
Publication number: 20170263559Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of first conductive layers embedded in respective said plurality of IMD layers, wherein said first conductive layers comprise copper; a first insulating layer overlying said plurality of IMD layers and said plurality of first conductive layers; at least a first wiring line in a second conductive layer overlying said first insulating layer, for distributing power signal or ground signal, wherein said second conductive layer comprise aluminum; and at least a second wiring line in a third conductive layer overlying said second conductive layer, for distributing power signal or ground signal.Type: ApplicationFiled: May 25, 2017Publication date: September 14, 2017Applicant: MediaTek Inc.Inventors: Ching-Chung Ko, Tao Cheng, Tien-Yueh Liu, Ta-Hsi Chou, Peng-Cheng Kao, Ling-Wei Ke
-
Patent number: 9698102Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of first conductive layers embedded in respective said plurality of IMD layers, wherein said first conductive layers comprise copper; a first insulating layer overlying said plurality of IMD layers and said plurality of first conductive layers; at least a first wiring line in a second conductive layer overlying said first insulating layer, for distributing power signal or ground signal, wherein said second conductive layer comprise aluminum; and at least a second wiring line in a third conductive layer overlying said second conductive layer, for distributing power signal or ground signal.Type: GrantFiled: May 31, 2016Date of Patent: July 4, 2017Assignee: MediaTek Inc.Inventors: Ching-Chung Ko, Tao Cheng, Tien-Yueh Liu, Ta-Hsi Chou, Peng-Cheng Kao, Ling-Wei Ke
-
Publication number: 20160276274Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of inter-metal dielectric (IMD) layers and a plurality of first conductive layers embedded in respective said plurality of IMD layers, wherein said first conductive layers comprise copper; a first insulating layer overlying said plurality of IMD layers and said plurality of first conductive layers; at least a first wiring line in a second conductive layer overlying said first insulating layer, for distributing power signal or ground signal, wherein said second conductive layer comprise aluminum; and at least a second wiring line in a third conductive layer overlying said second conductive layer, for distributing power signal or ground signal.Type: ApplicationFiled: May 31, 2016Publication date: September 22, 2016Inventors: Ching-Chung KO, Tao CHENG, Tien-Yueh LIU, Ta-Hsi CHOU, Peng-Cheng KAO, Ling-Wei KE
-
Patent number: 9379059Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of IMD layers and a plurality of first conductive layers; a first passivation layer overlying the plurality of IMD layers and the first conductive layers; at least a first power/ground mesh wiring line in a first aluminum layer overlying the first Insulating layer; and at least a second power/ground mesh wiring line in a second aluminum layer overlying the first aluminum layer.Type: GrantFiled: November 1, 2011Date of Patent: June 28, 2016Assignee: MEDIATEK INC.Inventors: Ching-Chung Ko, Tao Cheng, Tien-Yueh Liu, Ta-Hsi Chou, Peng-Cheng Kao, Ling-Wei Ke
-
Patent number: 8970318Abstract: A transforming circuit includes: a first winding having a first port and a second port operably coupled for a differential signal; and a plurality of second windings, each having a third port and a fourth port operably coupled for a single-ended signal when magnetically coupled to the first winding. When one of the second windings is magnetically coupled to the first winding, each remaining second winding(s) is not magnetically coupled to the first winding.Type: GrantFiled: January 13, 2011Date of Patent: March 3, 2015Assignee: Mediatek Inc.Inventors: Shin-Fu Chen, Ling-Wei Ke, Ming-Fong Lei
-
Patent number: 8319593Abstract: A signal transforming circuit includes: a first substantially 8-shaped geometry primary winding arranged to couple a first input signal; and a substantially 8-shaped geometry secondary winding having a first port and a second port, the substantially 8-shaped geometry secondary winding disposed adjacent to the first substantially 8-shaped geometry primary winding to magnetically couple to the first substantially 8-shaped geometry primary winding for generating an output signal at the first port and the second port.Type: GrantFiled: March 21, 2011Date of Patent: November 27, 2012Assignee: Mediatek Inc.Inventor: Ling-Wei Ke
-
Publication number: 20120242406Abstract: A signal transforming circuit includes: a first substantially 8-shaped geometry primary winding arranged to couple a first input signal; and a substantially 8-shaped geometry secondary winding having a first port and a second port, the substantially 8-shaped geometry secondary winding disposed adjacent to the first substantially 8-shaped geometry primary winding to magnetically couple to the first substantially 8-shaped geometry primary winding for generating an output signal at the first port and the second port.Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Inventor: Ling-Wei Ke
-
Publication number: 20120043663Abstract: An integrated circuit chip includes a semiconductor substrate having thereon a plurality of IMD layers and a plurality of first conductive layers; a first passivation layer overlying the plurality of IMD layers and the first conductive layers; at least a first power/ground mesh wiring line in a first aluminum layer overlying the first Insulating layer; and at least a second power/ground mesh wiring line in a second aluminum layer overlying the first aluminum layer.Type: ApplicationFiled: November 1, 2011Publication date: February 23, 2012Inventors: Ching-Chung Ko, Tao Cheng, Tien-Yueh Liu, Ta-Hsi Chou, Peng-Cheng Kao, Ling-Wei Ke
-
Publication number: 20110291768Abstract: A transforming circuit includes: a first winding having a first port and a second port operably coupled for a differential signal; and a plurality of second windings, each having a third port and a fourth port operably coupled for a single-ended signal when magnetically coupled to the first winding. When one of the second windings is magnetically coupled to the first winding, each remaining second winding(s) is not magnetically coupled to the first winding.Type: ApplicationFiled: January 13, 2011Publication date: December 1, 2011Inventors: Shin-Fu Chen, Ling-Wei Ke, Ming-Fong Lei
-
Patent number: 8031008Abstract: A phase locked loop (PLL) with a loop bandwidth calibration circuit is provided. The mixed-mode PLL comprises an analog phase correction path, a digital frequency correction path, a calibration current source, and a loop bandwidth calibration circuit. The analog phase correction path comprises a linear phase correction unit (LPCU). The digital frequency correction path comprises a digital integral path circuit. The calibration current source is coupled to the LPCU. The loop bandwidth calibration circuit is coupled to a frequency divider and coupled between the input and output of the PLL. The loop bandwidth calibration circuit operates after the calibration current source injects a calibration current into the LPCU.Type: GrantFiled: April 21, 2009Date of Patent: October 4, 2011Assignee: Mediatek Inc.Inventors: Ping-Ying Wang, Bing-Yu Hsieh, Ling-Wei Ke, Tai Yuan Yu
-
Patent number: 7991102Abstract: A signal generating apparatus includes: a test data generator for generating a test data; a fractional-N phase-locked loop device coupled to the test data generator for generating a synthesized signal according to the test data when the test data is received; and a calibrating device coupled to the fractional-N phase-locked loop device for measuring power of the synthesized signal to generate a calibration signal utilized for adjusting the fractional-N phase-locked loop device.Type: GrantFiled: September 20, 2007Date of Patent: August 2, 2011Assignee: Mediatek Inc.Inventors: Hsin-Hung Chen, Ling-Wei Ke, Tai-Yuan Yu, Tser-Yu Lin
-
Publication number: 20100264993Abstract: A phase locked loop (PLL) with a loop bandwidth calibration circuit is provided. The mixed-mode PLL comprises an analog phase correction path, a digital frequency correction path, a calibration current source, and a loop bandwidth calibration circuit. The analog phase correction path comprises a linear phase correction unit (LPCU). The digital frequency correction path comprises a digital integral path circuit. The calibration current source is coupled to the LPCU. The loop bandwidth calibration circuit is coupled to a frequency divider and coupled between the input and output of the PLL. The loop bandwidth calibration circuit operates after the calibration current source injects a calibration current into the LPCU.Type: ApplicationFiled: April 21, 2009Publication date: October 21, 2010Applicant: MEDIATEK INC.Inventors: Ping-Ying Wang, Bing-Yu Hsieh, Ling-Wei Ke, Tai Yuan Yu
-
Publication number: 20100244969Abstract: A temperature compensated oscillation circuit capable of providing a stable frequency output over temperature is provided, in which an oscillator with a crystal resonator is arranged to generate an oscillation signal with an output frequency, and a temperature sensor provides a temperature compensation voltage of which a function is linear with respect to an ambient temperature of the oscillator. A first accumulation mode MOS varactor is coupled to the oscillator, and the first accumulation mode MOS varactor adjusts a capacitance thereof in response to the temperature compensation voltage, such that the coupled oscillator has a frequency compensation over temperature for the oscillation signal, wherein the frequency compensation substantially varies as an inverse function of a deviation of the crystal resonator over temperature when the ambient temperature is within a predetermined temperature range.Type: ApplicationFiled: March 30, 2009Publication date: September 30, 2010Applicant: MEDIATEK INC.Inventors: Ming-Da Tsai, Ling-Wei Ke
-
Patent number: 7714666Abstract: A phase locked loop frequency synthesizer including a phase locked loop, a frequency regenerator and a modulation processor, resistant to distortion induced by the frequency regenerator and conforming to transmission specifications. The phase locked loop comprises a detector generating a phase detection signal based on phase difference between a reference signal and a feedback signal, a loop filter, a voltage control oscillator generating a first output modulation signal and a frequency dividing unit varying a division factor based on a processed input modulation signal and dividing the frequency of the first output modulation signal by a division factor to generate the feedback signal. The frequency regenerator generates a second output modulation signal with a frequency range not overlapping an output frequency range of the voltage control oscillator.Type: GrantFiled: May 8, 2007Date of Patent: May 11, 2010Assignee: Mediatek Inc.Inventors: Ling-Wei Ke, Tai Yuan Yu, Hsin-Hung Chen
-
Publication number: 20100073048Abstract: A phase locked loop (PLL) directly uses a charge pump and loop filter therein for fast and low-costly calibration. The PLL comprises a charge pump, a loop filter, a voltage comparator, a counting device, and a calibration device. The loop filter comprises a voltage storage device coupled to the charge pump for charging by the charge pump, wherein the voltage storage device comprises a variable impedance. The voltage comparator is coupled to a voltage reference and to the voltage storage device for comparing a voltage of the storage device and a voltage of the voltage reference. The counting device is coupled to the voltage comparator to measure the charge time required for the voltage of the voltage storage device to substantially equal to the voltage of the voltage reference. The calibration device adjusts the variable impedance to adjust the time measured by the counting device to a desired time.Type: ApplicationFiled: September 24, 2008Publication date: March 25, 2010Applicant: MEDIATEK INC.Inventors: Ling-Wei KE, Tai-Yuan YU, Hsin-Hung CHEN, Tser-Yu LIN
-
Patent number: 7634041Abstract: A dynamic carrying method to prevent saturation of a sigma-delta modulator of a phase locked loop frequency synthesizer. The phase locked loop frequency synthesizer using the dynamic carrying method comprises a forward portion receiving a reference frequency signal and a first frequency signal to generate an output carrier signal; a multi-modulus divider dividing the output carrier signal frequency to generate the first frequency signal; a dynamic carrying device receiving and separating transmitting data into a carrying part and a residue part when the transmitting data amplitude exceeds a threshold; a sigma-delta modulator receiving the residue part to generate a first modulus control signal; an auxiliary modulator receiving the carrying part to generate a second modulus control signal; and a first adder receiving the first modulus control signal, the second modulus control signal, and a third modulus control signal and outputting a modulus modulation signal to modulate the multi-modulus divider.Type: GrantFiled: December 28, 2006Date of Patent: December 15, 2009Assignee: Mediatek Inc.Inventors: Tai Yuan Yu, Ling-Wei Ke, Tser-Yu Lin, Hsin-Hung Chen
-
Publication number: 20090080563Abstract: A signal generating apparatus is disclosed. The signal generating apparatus includes a test data generator for generating a test data; a fractional-N phase-locked loop device coupled to the test data generator for generating a synthesized signal according to the test data when the test data is received; and a calibrating device coupled to the fractional-N phase-locked loop device for measuring power of the synthesized signal to generate a calibration signal utilized for adjusting the fractional-N phase-locked loop device.Type: ApplicationFiled: September 20, 2007Publication date: March 26, 2009Inventors: Hsin-Hung Chen, Ling-Wei Ke, Tai-Yuan Yu, Tser-Yu Lin
-
Publication number: 20090072911Abstract: A signal generating apparatus is disclosed. The signal generating apparatus includes a phase-locked loop device for generating a synthesized signal, wherein the phase-locked loop device includes a phase detector, a charge pump device, a filtering device, a controllable oscillator, and a switch device coupled to the controllable oscillator for selectively coupling the controllable oscillator to the filtering device or a tuning reference signal; a calibration controller generates a tuning reference signal and controls the switch device; and a first calibrator tunes the controllable oscillator into a predetermined sub-band according to a reference oscillating signal and a synthesized signal when the switch device couples the controllable oscillator to the tuning reference signal of the calibration controller.Type: ApplicationFiled: September 14, 2007Publication date: March 19, 2009Inventors: Ling-Wei Ke, Tai-Yuan Yu, Hsin-Hung Chen, Tser-Yu Lin