Patents by Inventor Lu-Min Liu
Lu-Min Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11938508Abstract: A glue dispenser dispensing switch includes a switching device main body, a needle holding base, a wear-resistant plate, and a rotating device. The switching device main body is equipped with a double liquid inlet, the needle holding base is equipped with a mixed glue outlet, the wear-resistant plate is installed between the switching device main body and the needle holding base, and the wear-resistant plate is equipped with a wear-resistant plate opening. The rotating device is utilized to rotate the needle holding base or the wear-resistant plate. A mixed double-liquid glue passes through the double liquid inlet, the wear-resistant plate opening and the glue outlet to dispense a mixed glue while the double liquid inlet, the wear-resistant plate opening and the glue outlet are overlapped. In addition, a double liquid dispensing equipment is also disclosed herein.Type: GrantFiled: August 8, 2021Date of Patent: March 26, 2024Assignee: Kulicke and Soffa Hi-Tech Co., Ltd.Inventors: Lu-Min Chen, Mu-Huang Liu, Tsung-Lin Tsai
-
Patent number: 6548360Abstract: An electrostatic discharge protection apparatus with silicon control rectifier and the method of fabricating the apparatus. Using silicon on insulator technique, a bottom layer, a P-well, a first source/drain region, a second source/drain region and a gate are formed. A selective epitaxial growth region is selectively formed on the first source/drain region, and an N+ region is formed on the bottom layer. The lower portion of the N+ region is then adjacent to the P-well, and the upper portion of the N+ region is adjacent to the gate. Thus, a PNPN silicon control rectifier is formed, and the silicon on insulation CMOS technique is effectively transplanted into the electrostatic discharge apparatus.Type: GrantFiled: September 10, 2001Date of Patent: April 15, 2003Assignee: United Microelectronics Corp.Inventors: Chiu-Tsung Huang, Wen-Kuan Yeh, Lu-Min Liu
-
Patent number: 6376882Abstract: An electrostatic discharge protection apparatus with silicon control rectifier and the method of fabricating the apparatus. Using silicon on insulator technique, a bottom layer, a P-well, a first source/drain region, a second source/drain region and a gate are formed. A selective epitaxial growth region is selectively formed on the first source/drain region, and an N+ region is formed on the bottom layer. The lower portion of the N+ region is then adjacent to the P-well, and the upper portion of the N+ region is adjacent to the gate. Thus, a PNPN silicon control rectifier is formed, and the silicon on insulation CMOS technique is effectively transplanted into the electrostatic discharge apparatus.Type: GrantFiled: June 2, 2000Date of Patent: April 23, 2002Assignee: United Microelectronics Corp.Inventors: Chiu-Tsung Huang, Wen-Kuan Yeh, Lu-Min Liu
-
Publication number: 20020030232Abstract: An electrostatic discharge protection apparatus with silicon control rectifier and the method of fabricating the apparatus. Using silicon on insulator technique, a bottom layer, a P-well, a first source/drain region, a second source/drain region and a gate are formed. A selective epitaxial growth region is selectively formed on the first source/drain region, and an N+ region is formed on the bottom layer. The lower portion of the N+ region is then adjacent to the P-well, and the upper portion of the N+ region is adjacent to the gate. Thus, a PNPN silicon control rectifier is formed, and the silicon on insulation CMOS technique is effectively transplanted into the electrostatic discharge apparatus.Type: ApplicationFiled: September 10, 2001Publication date: March 14, 2002Inventors: Chiu-Tsung Huang, Wen-Kuan Yeh, Lu-Min Liu
-
Patent number: 6248641Abstract: A method of fabricating a shallow trench isolation is disclosed. First, a pad oxide layer and a polysilicon layer are formed on a silicon substrate. The pad oxide layer and the polysilicon layer are etched to expose parts of the substrate. Then the exposed parts of the substrate are oxidized to form an oxide layer. Next, the oxide layer is etched back to form an oxide spacer on the side wall of the polysilicon. Then, a shallow trench is formed by etching the partly exposed substrate. Next, a dielectric layer is formed to fill the shallow trench and then etched back by CMP to stop on the polysilicon layer. Finally, the pad oxide layer and the polysilicon layer are removed. As a result, oxide spacers on the side wall of the shallow trench are formed to eliminate the kink-effect.Type: GrantFiled: February 5, 1999Date of Patent: June 19, 2001Assignee: United Microelectronics Corp.Inventors: Lu-Min Liu, Hsi-Chieh Chen, Ping-Ho Lo, Sheng-Hao Lin
-
Patent number: 6150273Abstract: A method of fabricating kink-effect-free shallow trench isolations is presented in this invention. First, a layer of silicon oxide and a layer of polysilican are sequentially deposited on a substrate, and then shallow trenches are formed, next thermal oxidation is performed to grow a passivation oxide layer on the exposed silicon, and then, a dielectric layer is formed to fill into the shallow trench. Finally, the dielectric layer on the active area is removed by using chemical mechanical polishing and the polysilicon layer provides for the etching end point. The level of shallow trench is higher than the level of active area as soon as stop polishing, because the polysilicon layer is polished faster than dielectric layer. It provides the passivation oxide on the sidewall of shallow trench to form spacers of the active area after removing the polysilicon of active area. It can provide a perfect shallow trench after an oxidation and etching process to avoid the kink effect.Type: GrantFiled: November 30, 1998Date of Patent: November 21, 2000Assignee: United Microelectronics Inc.Inventors: Lu-Min Liu, Hsi-Chieh Chen, Ping-Ho Lo, Sheng-Hao Lin
-
Patent number: 6124200Abstract: A method of fabricating an unlanded via. A substrate has a metal layer formed thereon and an ARC layer is formed on the metal layer. A liner dielectric layer is formed on the ARC layer and the sidewall of the metal layer, and an insulating material layer is formed on the insulating dielectric layer. The insulating material layer is then etched back, so a surface of the insulating material layer lower than the ARC layer surface is formed. Thereafter, a protective layer is formed on the insulating material layer and the metal layer, in which the protective layer is different from the liner dielectric layer. An IMD layer is formed on the protective layer. Using the liner dielectric layer as an etching stop layer, the IMD layer and the protective layer are patterned, and then the liner dielectric layer on the metal layer is removed, such that an unlanded via opening is formed.Type: GrantFiled: July 22, 1999Date of Patent: September 26, 2000Assignee: UTEK Semiconductor CorpInventors: Chih-Jung Wang, Lu-Min Liu
-
Patent number: 6004873Abstract: A method for forming upon a patterned layer within an integrated circuit an ozone assisted Chemical Vapor Deposited (CVD) silicon oxide insulator layer having a diminished pattern sensitivity. There is first provided a semiconductor substrate. Formed upon the semiconductor substrate is a patterned layer which provides a pattern sensitivity to an ozone assisted Chemical Vapor Deposited (CVD) silicon oxide insulator layer formed upon the patterned layer. The patterned layer is also susceptible to modification with a plasma which reduces the pattern sensitivity of the ozone assisted Chemical Vapor Deposited (CVD) silicon oxide insulator layer formed upon the patterned layer. The patterned layer is treated with the plasma. Finally, the ozone assisted Chemical Vapor Deposited (CVD) silicon oxide insulator layer is formed upon the patterned layer.Type: GrantFiled: June 19, 1996Date of Patent: December 21, 1999Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Syun-Ming Jang, Lu-Min Liu
-
Patent number: 5804498Abstract: An improved method of ozone-TEOS deposition with reduced pattern sensitivity and improved gap filling capability is described. Semiconductor device structures are provided in and on a semiconductor substrate. A conducting layer is deposited overlying the surfaces of the semiconductor device structures and patterned to form conducting lines wherein the conducting lines are dense in some portions of the semiconductor substrate and sparse in other portions of the substrate and wherein gaps are formed between the conducting lines. A nucleation layer is formed by depositing a first pattern sensitivity reducing layer over the surfaces of the conducting layer and then depositing a first oxide layer overlying the first dielectric layer. A second oxide layer is deposited over the nucleation layer wherein the gap is filled by the second oxide layer and the fabrication of integrated circuit is completed.Type: GrantFiled: August 6, 1997Date of Patent: September 8, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Syun-Ming Jang, Lu-Min Liu, Lung Chen
-
Patent number: 5723380Abstract: A method is described wherein topography of semiconductor wafer surfaces is improved. This is accomplished by introducing a specific planarization technique after the deposition of the first level of metal. It is shown further that the technique involves a combination of oxide and spin-on-glass layers. The resulting dielectric system is etched back in such a way that the resulting two-tiered metal-oxide structure and the surface thereover offers a uniformly flat depth-of-field which in turn makes possible the use of submicron optolithographic tools for the ultra high density integrated circuit chips. In an attempt to improve further the required flatness for submicron technologies, it is shown that silicon nitride may be introduced at a judiciously chosen process step so as to minimize the propagation of surface irregularities from one layer to another through minimizing the so-called microloading effect.Type: GrantFiled: March 25, 1996Date of Patent: March 3, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Kun Wang, Lu-Min Liu
-
Patent number: 5670016Abstract: A method for cleaning a substrate prior to tungsten deposition is disclosed, said substrate having via holes and trenches lines thereon. The method includes steps ofproviding a solution of hydroxylamine sulfate; dipping said substrate in said solution; and agitating said solution by an agitating device.Type: GrantFiled: November 15, 1995Date of Patent: September 23, 1997Assignee: National Science CouncilInventors: Mao-Chieh Chen, Wen-Kuan Yeh, Pei-Jan Wang, Lu-Min Liu
-
Patent number: 5563104Abstract: An improved method of ozone-TEOS deposition with reduced pattern sensitivity using a two-step low and high temperature process is described. Semiconductor device structures are provided in and on a semiconductor substrate. A conducting layer is deposited overlying the surfaces of the semiconductor device structures and patterned to form conducting lines. An underlayer is deposited overlying the patterned conducting layer. A dielectric layer is deposited in two steps. A first ozone-TEOS layer is deposited over the surfaces of the conducting layer at a first temperature to a first thickness. A second ozone-TEOS layer is deposited over the first ozone-TEOS layer at a second temperature and to a second thickness wherein the second temperature is higher than the first temperature and the second thickness is greater than the first thickness completing the dielectric layer.Type: GrantFiled: June 23, 1995Date of Patent: October 8, 1996Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Syun-Ming Jang, Lu-Min Liu
-
Patent number: 5536681Abstract: An improved method of gap filling in the dielectric layer by performing selective N.sub.2 treatment on the PE-OX underlayer is described. Semiconductor device structures are provided in and on a semiconductor substrate. A conducting layer is deposited overlying the top surfaces of the semiconductor device structures and patterned to form conducting lines. A first silane-based oxide layer is deposited over the surfaces of the conducting layer wherein a gap is formed between portions of the patterned conducting layer. The first oxide layer is covered with a layer of photoresist which is patterned so that the portions of the first oxide layer overlying the conducting lines are not covered by the photoresist layer. The portions of the first oxide layer not covered by the photoresist layer are treated with N.sub.2 plasma. The photoresist layer is removed. A second O.sub.Type: GrantFiled: June 23, 1995Date of Patent: July 16, 1996Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Syun-Ming Jang, Lu-Min Liu