Patents by Inventor Man S. Lee
Man S. Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5581279Abstract: The "chip set" of a graphics adapter interface card is reduced to a monolithic integrated circuit that includes a programmable analog clock circuit for producing a video memory clock and a video dot clock. A digital graphics adapter controller is responsive to the video memory clock and the video dot clock to produce a video information stream. A random-access memory is responsive to the video information stream to produce a video display information stream, and a digital-to-analog converter is responsive to the video display information stream to convert the video display information stream to analog signals for application to a video display device.Type: GrantFiled: November 5, 1993Date of Patent: December 3, 1996Assignee: Cirrus Logic, Inc.Inventors: Chieh Chang, Man S. Lee, Alex Lushtak
-
Patent number: 5327128Abstract: An M of N decoder circuit includes N output terminals, log.sub.2 (n+1) logic input terminals, two voltage input terminals, and (N+1)log.sub.2 (N+1) pass transistors, each having a gate connected to one of the logic input terminals, a source connected to one of a voltage input terminal and an output terminal, and a drain connected to one of said output terminals, each of the pass transistors for passing a voltage signal from source to drain when the gate has applied to it one logic level and for not passing said voltage signal when the gate has applied to a different logic level. More particularly, half of the pass transistors are of one conduction type and half of the pass transistors are of an opposite conduction type. The gates of N+1 pass transistors are connected to each of the log.sub.2 (M+1) input terminals. For i =0 to log.sub.2 (N+1)-1, pass transistors of one conduction type whose gates are connected to an i-th input terminal are connected in groups of 2.sup.Type: GrantFiled: January 22, 1993Date of Patent: July 5, 1994Assignee: Cirrus Logic, Inc.Inventor: Man S. Lee
-
Patent number: 5179292Abstract: A CMOS circuit for steering current utilizing minimal power includes a first stage comprising a first powering transistor and a first idling transistor essentially in a parallel configuration and placed in series with a second stage comprising a second powering transistor and a second idling transistor also essentially in a parallel configuration. The circuit is configured to allow the first idling transistor to supply a substantially constant low level, idling current, and the first powering transistor to controllably supply a higher, powering current. The second stage serves to direct the electric current provided by the first stage. When powering current is not required, the circuit draws only the low idling current.Type: GrantFiled: June 5, 1992Date of Patent: January 12, 1993Assignee: Acumos, Inc.Inventor: Man S. Lee
-
Patent number: 4510467Abstract: An integrated single-sideband modulator comprises six integrated capacitors C1-C6 and first switch means alternately connecting C1 and C2 as feedback capacitors across a differential input operational amplifier A1. The amplifier has a virtual ground potential on its inverting input terminal for causing it to operate as a voltage source and render the circuit relatively insensitive to parasitic capacitance effects associated with capacitor plates. Second switch means cooperates with A1, C1 and C2 and is responsive to 4-phase clock signals for driving input capacitors C3-C6 so as to convert first and second quadrature-phase input signal voltages into first and second electrical charge flow signals on the inverting input terminal that are a function of products of representations of the first and second voltages in switch state time intervals and associated pulse trains which have a 90.degree. phase difference therebetween and a repetitive pattern such as +1, +1, -1, -1, etc.Type: GrantFiled: June 28, 1982Date of Patent: April 9, 1985Assignee: GTE Communication Systems CorporationInventors: Chieh Chang, Man S. Lee
-
Patent number: 4510466Abstract: An integrated single-sideband modulator comprises six integrated capacitors C1-C6 and first switch means alternately connecting C1 and C2 as feedback capacitors across a differential input operational amplifier A1. The amplifier has a virtual ground potential on its inverting input terminal for causing it to operate as a voltage source and render the circuit relatively insensitive to parasitic capacitance effects associated with capacitor plates. Second switch means cooperates with A1, C1 and C2 and is responsive to 4-phase clock signals for driving input capacitors C3-C6 so as to convert first and second quadrature-phase input signal voltages into first and second electrical charge flow signals on the inverting input terminal that are a function of products of representations of the first and second voltages in switch state time intervals and associated pulse trains which have a 90.degree. phase difference therebetween and a repetitive pattern such as +1, +1, -1, -1, etc.Type: GrantFiled: June 28, 1982Date of Patent: April 9, 1985Assignee: GTE Lenkurt IncorporatedInventors: Chieh Chang, Man S. Lee
-
Patent number: 4507625Abstract: A first embodiment of an integrable switched capacitor modulator comprises a differential input operational amplifier A1 having a virtual ground potential impressed on its inverting input terminal; capacitors C1, C2 and C3; and switch means operative for alternately (1) charging C1 with an input voltage while connecting C2 and C3 in series with A1 and across it, respectively, for causing it to produce an inverted version of the input voltage, and (2) discharging C2 and C3 while connecting the sample of the input voltage on C1 across A1 for causing it to output a non-inverted sample of the input voltage. The modulated output signal from A1 is preferably bandpass filtered to eliminate baseband spectral components fed through A1 when C2 is connected in series with the input terminal thereof.Type: GrantFiled: June 28, 1982Date of Patent: March 26, 1985Assignee: GTE Communications Systems CorporationInventors: Man S. Lee, Chieh Chang
-
Patent number: 4507626Abstract: An integrated single-sideband modulator comprises six integrated capacitors C1-C6 and first switch means alternately connecting C1 and C2 as feedback capacitors across a differential input operational amplifier A1. The amplifier has a virtual ground potential on its inverting input terminal for causing it to operate as a voltage source and render the circuit relatively insensitive to parasitic capacitance effects associated with capacitor plates. Second switch means cooperates with A1, C1 and C2 and is responsive to 4-phase clock signals for driving input capacitors C3-C6 so as to convert first and second quadrature-phase input signal voltages into first and second electrical charge flow signals on the inverting input terminal that are a function of products of representations of the first and second voltages in switch state time intervals and associated pulse trains which have a 90.degree. phase difference therebetween and a repetitive pattern such as +1, +1, -1, -1, etc.Type: GrantFiled: June 28, 1982Date of Patent: March 26, 1985Assignee: GTE Lenkurt IncorporatedInventors: Chieh Chang, Man S. Lee
-
Patent number: 4504804Abstract: An integrated single-sideband modulator comprises six integrated capacitors C1-C6 and first switch means alternately connecting C1 and C2 as feedback capacitors across a differential input operational amplifier A1. The amplifier has a virtual ground potential on its inverting input terminal for causing it to operate as a voltage source and render the circuit relatively insensitive to parasitic capacitance effects associated with capacitor plates. Second switch means cooperates with A1, C1 and C2 and is responsive to 4-phase clock signals for driving input capacitors C3-C6 so as to convert first and second quadrature-phase input signal voltages into first and second electrical charge flow signals on the inverting input terminal that are a function of products of representations of the first and second voltages in switch state time intervals and associated pulse trains which have a 90.degree. phase difference therebetween and a repetitive pattern such as +1, +1, -1, -1, etc.Type: GrantFiled: June 28, 1982Date of Patent: March 12, 1985Assignee: GTE Lenkurt IncorporatedInventors: Chieh Chang, Man S. Lee
-
Patent number: 4504803Abstract: A first embodiment of an integrable switched capacitor modulator comprises a differential input operational amplifier A1 having a virtual ground potential impressed on its inverting input terminal; capacitors C1, C2 and C3; and switch means operative for alternately (1) charging C1 with an input voltage while connecting C2 and C3 in series with A1 and across it, respectively, for causing it to produce an inverted version of the input voltage, and (2) discharging C2 and C3 while connecting the sample of the input voltage on C1 across A1 for causing it to output a non-inverted sample of the input voltage. The modulated output signal from A1 is preferrably bandpass filtered to eliminate baseband spectral components fed through A1 when C2 is connected in series with the input terminal thereof.Type: GrantFiled: June 28, 1982Date of Patent: March 12, 1985Assignee: GTE Lenkurt, IncorporatedInventors: Man S. Lee, Chieh Chang
-
Patent number: 4446438Abstract: A switched capacitor N-path filter in which all capacitors that introduce delay in the paths, in that they have memory and are characterized such that the new charge flow into each such capacitor during each commutation cycle depends on the old charge on it from the previous commutation cycle, are replaced with an associated plurality of N-commutating capacitors.Type: GrantFiled: October 26, 1981Date of Patent: May 1, 1984Assignee: GTE Automatic Electric IncorporatedInventors: Chieh Chang, Man S. Lee
-
Patent number: 4383305Abstract: A circuit for simulating the parallel combination of a floating inductor and capacitor in the bilinear and LDI domains has a pair of nodes receiving an input voltage and connected to input terminals of associated first and second voltage followers. A first capacitor C1 is alternately or periodically connected across the output terminals of the voltage followers for sampling the input voltage, and connected between the output of the second voltage follower and the input terminal of an integrator including a second capacitor C2 which integrates and stores the charge voltage on C1. A third capacitor is periodically connected to the nodes for sampling the input voltage, and connected between the output terminals of the first voltage follower and the integrator for subsequently also sampling and storing the integrated voltage on C2. The sum of the input voltage and the integrated voltage that is stored by C3 is discharged to the new input voltage when C3 is again connected across the nodes.Type: GrantFiled: December 22, 1980Date of Patent: May 10, 1983Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee
-
Patent number: 4375625Abstract: An integratable circuit that simulates a source resistor comprises first and second nodes for connection to a voltage source and a virtual ground, respectively; a first integrated capacitor C1; and switch means operative for alternately electrically connecting C1's top and bottom plates to the first node and ground, respectively, and to ground and the second node, respectively, during first and second non-overlapping time periods in each time interval T for charging C1 to the source voltage and discharging C1 into the second node, respectively, where T is the time interval between adjacent second time periods and f=1/T is the switching frequency for C1.Type: GrantFiled: May 21, 1981Date of Patent: March 1, 1983Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee
-
Patent number: 4354250Abstract: An integrated circuit comprising first and second nodes that are connected to external circuitry, a voltage follower having input and output terminals electrically connected between the second node and the bottom plate of a first integrated capacitor C1, and second and third integrated capacitors C2 and C3 having the bottom plates thereof connected to a ground reference potential. A switch means is operative for periodically electrically connecting the top plate of C1 to the first and second nodes during first and second non-overlapping time periods in each time interval T for discharging C1 and charging C1 to the difference voltage across the nodes, respectively, where T is the time interval between adjacent second time periods and f=1/T is the switching frequency for C1. The switch means also operates for periodically electrically connecting the top plates of C2 and C3 to the second and first nodes.Type: GrantFiled: August 11, 1980Date of Patent: October 12, 1982Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee
-
Patent number: 4333157Abstract: This simulation circuit is a one-port network having a pair of nodes connected to inputs of first and second voltage followers that have associated switched capacitors alternately connected across them for being discharged and connected to an integrator for being charged to the output voltage on the latter. A third switched capacitor is alternately connected in series with the voltage follower outputs for sensing the input voltage applied to the nodes, and connected to the integrator where the input voltage is integrated and transferred to the first and second switched capacitors. A floating inductance L=T.sup.2 C4/C1C3 is simulated across the nodes, where T is the reciprocal of the switching frequency, C1, C2 and C3 are the capacitances of associated switched capacitors, C1=C2, C4 is the capacitance in the integrator, and the circuit is characterized by the LDI transformation.Type: GrantFiled: June 25, 1980Date of Patent: June 1, 1982Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee
-
Patent number: 4331944Abstract: An integratable switched capacitor simulation circuit comprising an integrated capacitor C3 having bottom and top plates thereof electrically connected to first and second nodes, and a pair of integrated capacitors C1 and C2 having their top plates electrically connected together. The bottom plate of C2 is electrically connected to the output of a voltage follower that has its input terminal connected to the second node. A first switch means periodically connects the top plates of C1 and C2 to the first and second nodes at a prescribed rate. When the first node is connected to a voltage source and the bottom plate of C1 is connected to either ground or the first node, the circuit simulates a source resistor across the nodes. When the first node and bottom plate of C1 are connected to ground, the circuit simulates a grounded resistor. In alternate embodiments, the capacitances of C1 and/or C3 may be zero valued for presenting an open circuit across the terminals thereof.Type: GrantFiled: July 23, 1980Date of Patent: May 25, 1982Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee
-
Patent number: 4296392Abstract: A two terminal circuit comprising a capacitive element (with a negative capacitance of value -C/2) connected between the terminals, and an integrated capacitor (with a positive capacitance C) having one and other sides thereof alternately or periodically connected to associated sides of the element and to ground for simulating a floating bilinear resistor having a resistance R=T/C across the terminals which satifies the bilinear transformation s=(2(z-1/T)z+1). This circuit is insensitive to both top and bottom plate parasitic capacitance effects assocated with the capacitance when one terminal is connected to a voltage source and the other to a virtual ground point on the input to an operational amplifier. In alternate embodiments, the circuit simulates a grounded bilinear resistor when only one of the terminals is connected to ground, and when one terminal and one side of the capacitor are grounded.Type: GrantFiled: June 30, 1980Date of Patent: October 20, 1981Assignee: GTE Automatic Electric Laboratories, Inc.Inventor: Man S. Lee