Patents by Inventor Manoj Verghese
Manoj Verghese has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240080178Abstract: Aspects of the subject disclosure may include, for example, a device including a phase rotator configured to receive a read clock, a flip flop configured to obtain an incoming data stream, and a controller. The controller may be configured to control the phase rotator to perform phase rotation of the read clock based on information-carrying level transitions in the incoming data stream, cause a gapped read clock and an inversion of the gapped read clock to be derived in accordance with the phase rotation, where the gapped read clock being derived via gapping operations associated with the read clock, and output clock selection signals that enable the flip flop to selectively sample the incoming data stream using the gapped read clock and the inversion, thereby facilitating a data handoff between asynchronous clock domains. Other embodiments are disclosed.Type: ApplicationFiled: September 7, 2022Publication date: March 7, 2024Applicant: CIENA CORPORATIONInventors: Andrew McCarthy, Sadok Aouini, Manoj Verghese, Naim Ben-Hamida
-
Patent number: 11552722Abstract: A coherent optical modem includes an optical interface; and circuitry connected to the optical interface and configured to detect a first timing reference point in a transmit Digital Signal Processor (DSP) frame in a transmit direction from a first node to a second node, and detect a second timing reference point in a receive DSP frame in a receive direction from the second node to the first node, wherein the first timing reference point and the second timing reference point are determined based on a pattern in any DSP frame field including i) padding area, ii) a reserved area, and iii) a DSP Multi-Frame Alignment Signal (MFAS) area. The pattern can be input in select DSP frames for a time period that is greater than a time period for each DSP frame.Type: GrantFiled: December 10, 2020Date of Patent: January 10, 2023Assignee: Ciena CorporationInventors: Sebastien Gareau, Jeffery Thomas Nichols, Manoj Verghese, Andrew McCarthy
-
Publication number: 20220190946Abstract: A coherent optical modem includes an optical interface; and circuitry connected to the optical interface and configured to detect a first timing reference point in a transmit Digital Signal Processor (DSP) frame in a transmit direction from a first node to a second node, and detect a second timing reference point in a receive DSP frame in a receive direction from the second node to the first node, wherein the first timing reference point and the second timing reference point are determined based on a pattern in any DSP frame field including i) padding area, ii) a reserved area, and iii) a DSP Multi-Frame Alignment Signal (MFAS) area. The pattern can be input in select DSP frames for a time period that is greater than a time period for each DSP frame.Type: ApplicationFiled: December 10, 2020Publication date: June 16, 2022Inventors: Sebastien Gareau, Jeffery Thomas Nichols, Manoj Verghese, Andrew McCarthy
-
Patent number: 10523362Abstract: Systems and methods for estimating a transmit symbol sequence implemented in a coherent receiver include receiving a nominally error-free information bit sequence subsequent to Forward Error Correction (FEC) decoding; determining a nominally error-free estimate of the transmitted bit sequence based on the nominally error-free information bit sequence; and determining a nominally error-free estimate of the transmit symbol sequence by mapping the transmit bit sequence to transmit symbols. The system and methods can further include comparing a transmit optical field based on the transmit symbols to a received optical field for one or more measurements.Type: GrantFiled: December 18, 2017Date of Patent: December 31, 2019Assignee: Ciena CorporationInventors: Michael Andrew Reimer, Qunbi Zhuge, Manoj Verghese, Hamid Ebrahimzad, Maurice O'Sullivan
-
Publication number: 20190190648Abstract: Systems and methods for estimating a transmit symbol sequence implemented in a coherent receiver include receiving a nominally error-free information bit sequence subsequent to Forward Error Correction (FEC) decoding; determining a nominally error-free estimate of the transmitted bit sequence based on the nominally error-free information bit sequence; and determining a nominally error-free estimate of the transmit symbol sequence by mapping the transmit bit sequence to transmit symbols. The system and methods can further include comparing a transmit optical field based on the transmit symbols to a received optical field for one or more measurements.Type: ApplicationFiled: December 18, 2017Publication date: June 20, 2019Inventors: Michael Andrew REIMER, Qunbi ZHUGE, Manoj VERGHESE, Hamid EBRAHIMZAD, Maurice O'SULLIVAN
-
Patent number: 8270599Abstract: A network interface includes at least one physical memory, at least one client port, at least one processor accessing the at least one physical memory, and at least one network port. The client port receives data blocks which contain a quantity of bits from at least one first client computer system. The processor temporarily stores the data blocks in the at least one physical memory. The processor interacts with the physical memory and compresses the data blocks to reduce the quantity of bits. The processor further interacts with the physical memory such that the compressed data blocks are encrypted to produce encrypted frames. The at least one network port transmits the encrypted frames across a communication network.Type: GrantFiled: February 28, 2008Date of Patent: September 18, 2012Assignee: Ciena CorporationInventors: Manoj Verghese, Behrouz Nikpour, Andrew E. S. MacKay
-
Patent number: 8230294Abstract: In a decoder implementing a belief propagation algorithm for iteratively decoding a Low Density Parity Check (LDPC) encoded data block, a method of computing messages to be sent by a first node of the decoder to at least one neighbor node of the decoder. The method comprises: processing messages received by the first node to remove an echo of a previous message sent by the first node to the at least one neighbor node in a previous iteration, to yield corresponding modified messages; computing a message for a current iteration using the modified messages; and broadcasting the computed message for the current iteration to each of the at least one neighbor nodes.Type: GrantFiled: July 30, 2008Date of Patent: July 24, 2012Assignee: Ciena CorporationInventors: Kim B. Roberts, Manoj Verghese, James Harley, David Damian Nicholas Bevan
-
Publication number: 20100031114Abstract: In a decoder implementing a belief propagation algorithm for iteratively decoding a Low Density Parity Check (LDPC) encoded data block, a method of computing messages to be sent by a first node of the decoder to at least one neighbour node of the decoder. The method comprises: processing messages received by the first node to remove an echo of a previous message sent by the first node to the at least one neighbour node in a previous iteration, to yield corresponding modified messages; computing a message for a current iteration using the modified messages; and broadcasting the computed message for the current iteration to each of the at least one neighbour nodes.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Applicant: NORTEL NETWORKS LIMITEDInventors: Kim B. Roberts, Manoj Verghese, James Harley, David Damian Nicholas Bevan
-
Publication number: 20090220073Abstract: A network interface includes at least one physical memory, at least one client port, at least one processor accessing the at least one physical memory, and at least one network port. The client port receives data blocks which contain a quantity of bits from at least one first client computer system. The processor temporarily stores the data blocks in the at least one physical memory. The processor interacts with the physical memory and compresses the data blocks to reduce the quantity of bits. The processor further interacts with the physical memory such that the compressed data blocks are encrypted to produce encrypted frames. The at least one network port transmits the encrypted frames across a communication network.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Applicant: NORTEL NETWORKS LIMITEDInventors: Manoj VERGHESE, Behrouz NIKPOUR, Andrew E.S. MacKAY
-
Patent number: 7257117Abstract: A synchronizer/de-synchronizer maps continuous format signals of an arbitrary rate into frames of pre-selected single common rate, such as SONET frames, with no bits changed and very little jitter or wander added. In this way, the continuous format signal may be carried transparently as a tributary of a SONET network. Each frame comprises a definite number of fixed stuff bits, including transport overhead bits and reminder fixed stuff bits. A frame also comprises an adjustable number of adaptive stuff bits, resulting from the phase difference between the arbitrary rate and the common rate. A mapping function is performed in a tributary unit shelf of a SONET transport shelf, and the reverse mapping function is performed in a similar way at the far end of a SONET connection. The stuff bits are spread uniformly within the frame.Type: GrantFiled: April 18, 2002Date of Patent: August 14, 2007Assignee: Nortel Networks LimitedInventors: Kim B. Roberts, Ronald J. Gagnon, Paul A. Smeulders, Manoj Verghese, Roland A. Smith, Nazib A. Moledina
-
Publication number: 20020159473Abstract: A synchronizer/de-synchronizer maps continuous format signals of an arbitrary rate into frames of pre-selected single common rate, such as SONET frames, with no bits changed and very little jitter or wander added. In this way, the continuous format signal may be carried transparently as a tributary of a SONET network. Each frame comprises a definite number of fixed stuff bits, including transport overhead bits and reminder fixed stuff bits. A frame also comprises an adjustable number of adaptive stuff bits, resulting from the phase difference between the arbitrary rate and the common rate. A mapping function is performed in a tributary unit shelf of a SONET transport shelf, and the reverse mapping function is performed in a similar way at the far end of a SONET connection. The stuff bits are spread uniformly within the frame.Type: ApplicationFiled: April 18, 2002Publication date: October 31, 2002Inventors: Kim B. Roberts, Ronald J. Gagnon, Paul A. Smeulders, Manoj Verghese, Roland A. Smith, Nazib A. Moledina