Patents by Inventor Manuel Cabanas
Manuel Cabanas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240162786Abstract: An internal cooling system for an electric motor including a stator with stator laminations and stator slots, a motor winding including head windings and stator slot winding turns in the stator slots, the internal cooling system including an internal slot jacket configured to encapsulate the stator slot winding turns in the stator slots. The internal slot jacket and/or the internal slot jacket outside the plurality of ducts includes a plurality of ducts configured to conduct coolant in contact with the stator slot winding turns in the stator slots to extract winding losses. Each of the ducts includes a plurality of features to reduce thermal resistance.Type: ApplicationFiled: November 8, 2023Publication date: May 16, 2024Inventors: Adrian URIONDO DEL POZO, Jose Manuel CABAÑAS GUTIERREZ, Damien MARIOTTO
-
Publication number: 20240039368Abstract: An internal cooling system for an electric motor comprising a Drive End, DE, casing and a Non-Drive End, NDE casing, a stator with stator laminations and stator slots, head windings and stator slot winding turns, the internal cooling system comprising a first liquid cooling channel and a second liquid cooling channel, a periphery casing liquid cooling jacket connected to the first liquid cooling channel and to the second liquid cooling channel, DE and a NDE casing liquid cooling jackets configured to be established inside the DE and NDE casings, respectively, and connected to the first liquid cooling channel and to the second liquid cooling channel, respectively, and a slot-through liquid cooling jacket connected to the NDE and a DE casing liquid cooling jackets and configured to be established through the stator slots and in contact with the head windings and the stator slot winding turns to extract winding losses.Type: ApplicationFiled: July 26, 2023Publication date: February 1, 2024Inventors: Damien MARIOTTO, Adrián URIONDO DEL POZO, Jose Manuel CABAÑAS GUTIERREZ
-
Patent number: 10734998Abstract: Systems, methods, and apparatus for complementary self-limiting logic are disclosed. In one or more embodiments, a method for mitigating errors caused by transients in a logic gate transistor comprises biasing, by a first stage of transistors, a second stage of transistors such that a voltage potential across terminals of each of the transistors of the second stage are at an equal voltage potential. The method further comprises biasing, by the second stage of transistors, the logic gate transistor such that a voltage potential across terminals of the logic gate transistor are at an equal voltage potential, thereby ensuring that the transients will not cause the logic gate transistor to erroneously change logic states when the logic gate transistor is in a logically off state.Type: GrantFiled: May 31, 2019Date of Patent: August 4, 2020Assignee: The Boeing CompanyInventors: Manuel Cabanas-Holmen, Jeff Maharrey, Salim Rabaa
-
Publication number: 20100171681Abstract: A rotary display device comprising one or more vertical arrays of light-emitting diodes (LEDs) are rotated and energized at a controlled rate so as to project a 360 degree floating image. The displayed images are viewable from all angles (i.e., 360 degrees). The LEDs and associated control electronics are rotated at a desired speed, e.g., between about 720 and about 3600 revolutions per minute, by an AC or DC motor. Display content is either pre-loaded to the rotary display or transferred to the rotary display during device operation via a cellular telephone, Wi-Fi, Bluetooth, etc. connection. The electrical power for the system, including the LED array and the control electronics, is provided via a contact-less rotary transformer that functions independently of the rotation speed.Type: ApplicationFiled: January 5, 2010Publication date: July 8, 2010Inventors: Manuel Cabanas, Hayley Greenberg
-
Patent number: 7215581Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, a voting structure with inputs from the first settable memory element, the second memory element, and control to the settable memory elements determines the logical value held on the third settable memory element. The propagation delay through the third settable memory element is the only propagation delay of the triple redundant latch.Type: GrantFiled: April 14, 2004Date of Patent: May 8, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jonathan P Lotz, Daniel W. Krueger, Manuel Cabanas-Holmen
-
Patent number: 7179690Abstract: In a preferred embodiment, the invention provides a circuit and method for a high reliability triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, three voting structures with inputs from the first, second, and third settable memory elements and control to the settable memory elements determine the logical values held on the settable memory elements. The propagation delay through a latch is the only propagation delay of the triple redundant latch.Type: GrantFiled: March 7, 2005Date of Patent: February 20, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jonathan P Lotz, Daniel W. Krueger, Manuel Cabanas-Holmen
-
Patent number: 7054203Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch. Two settable memory elements, and a voting structure/settable memory element set an identical logical value into each settable memory element, and the voting structure/settable memory element. After the settable memory elements, and the voting structure/settable memory element are set, the voting structure/settable memory element with inputs from the first settable memory element, the second memory element, and control to the settable memory elements determines the logical value held on the voting structure/settable memory element. The propagation delay through the voting structure/settable memory element is the only propagation delay of the triple redundant latch.Type: GrantFiled: April 28, 2004Date of Patent: May 30, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jonathan P Lotz, Daniel W. Krueger, Manuel Cabanas-Holmen
-
Publication number: 20050265089Abstract: In a preferred embodiment, the invention provides a circuit and method for a high reliability triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, three voting structures with inputs from the first, second, and third settable memory elements and control to the settable memory elements determine the logical values held on the settable memory elements. The propagation delay through a latch is the only propagation delay of the triple redundant latch.Type: ApplicationFiled: March 7, 2005Publication date: December 1, 2005Inventors: Jonathan Lotz, Daniel Krueger, Manuel Cabanas-Holmen
-
Publication number: 20050251729Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, a voting structure with inputs from the first settable memory element, the second memory element, and control to the settable memory elements determines the logical value held on the third settable memory element. The propagation delay through the third settable memory element is the only propagation delay of the triple redundant latch.Type: ApplicationFiled: April 14, 2004Publication date: November 10, 2005Inventors: Jonathan Lotz, Daniel Krueger, Manuel Cabanas-Holmen
-
Publication number: 20050242828Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch. Two settable memory elements, and a voting structure/settable memory element set an identical logical value into each settable memory element, and the voting structure/settable memory element. After the settable memory elements, and the voting structure/settable memory element are set, the voting structure/settable memory element with inputs from the first settable memory element, the second memory element, and control to the settable memory elements determines the logical value held on the voting structure/settable memory element. The propagation delay through the voting structure/settable memory element is the only propagation delay of the triple redundant latch.Type: ApplicationFiled: April 28, 2004Publication date: November 3, 2005Inventors: Jonathan Lotz, Daniel Krueger, Manuel Cabanas-Holmen
-
Patent number: 6937527Abstract: In a preferred embodiment, the invention provides a circuit and method for a high reliability triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, three voting structures with inputs from the first, second, and third settable memory elements and control to the settable memory elements determine the logical values held on the settable memory elements. The propagation delay through a latch is the only propagation delay of the triple redundant latch.Type: GrantFiled: May 27, 2004Date of Patent: August 30, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jonathan P Lotz, Daniel W. Krueger, Manuel Cabanas-Holmen
-
Patent number: 6930527Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch with storage node recovery. An input driver is connected to the input of three transfer gates. The output of each transfer gate is connected to a separate output of one of three feedback inverters. The transfer gates are controlled by two control inputs. The inputs of the three feedback inverters are connected the output of the forward inverter/majority voter. The output from each of the three feedback inverters are inputs to the forward inverter/majority voter. The output of the forward inverter/majority voter is connected to the input of the output driver. The output of the output driver is the output of the triple redundant latch.Type: GrantFiled: January 30, 2004Date of Patent: August 16, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Manuel Cabanas-Holmen, Daniel W. Krueger, Jonathan P Lotz
-
Publication number: 20050168257Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch with storage node recovery. An input driver is connected to the input of three transfer gates. The output of each transfer gate is connected to a separate output of one of three feedback inverters. The transfer gates are controlled by two control inputs. The inputs of the three feedback inverters are connected the output of the forward inverter/majority voter. The output from each of the three feedback inverters are inputs to the forward inverter/majority voter. The output of the forward inverter/majority voter is connected to the input of the output driver. The output of the output driver is the output of the triple redundant latch.Type: ApplicationFiled: January 30, 2004Publication date: August 4, 2005Inventors: Manuel Cabanas-Holmen, Daniel Krueger, Jonathan Lotz
-
Patent number: 6882201Abstract: In a preferred embodiment, the invention provides a circuit and method for a smaller and faster triple redundant latch. An input driver is connected to the input of two transfer gates. The output of one transfer gate is connected to an I/O of a first latch and the output of the second transfer gate is connected to the I/O of a second latch. The I/O of the first latch is connected to a first input of a tristatable input inverter. The I/O of the second latch is connected to a second input of the tristatable input inverter. The output of the tristatable input inverter is connected to the I/O of a third latch and the input of an output driver.Type: GrantFiled: January 7, 2004Date of Patent: April 19, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kenneth Koch, II, Manuel Cabanas-Holmen, Daniel W. Krueger