Patents by Inventor Mario Garza
Mario Garza has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6282696Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design rule checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design rule checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: March 9, 1999Date of Patent: August 28, 2001Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao
-
Patent number: 6269472Abstract: Disclosed is a method for correcting a layout design using a design rule checker. The method includes providing a layout design file having the layout design that is to be corrected for optical proximity by the design rule checker. Providing a run set to the design rule checker. The run set includes a plurality of correction values that are used to correct a plurality of features of the layout design that have a selected space dimension. Identifying each of the plurality of features that have the selected space dimension. The method further includes correcting each of the plurality of features that have the selected space dimension with one correction value of the plurality of correction values of the run set. Preferably, the run set is generated from a correction table that has the plurality of correction values.Type: GrantFiled: December 12, 1997Date of Patent: July 31, 2001Assignee: LSI Logic CorporationInventors: Mario Garza, John V. Jensen, Nicholas K. Eib, Keith K. Chao
-
Patent number: 6174630Abstract: The present invention is a method and apparatus for applying one-dimensional proximity correction to a piece of a mask pattern, by segmenting a first piece of a mask pattern with horizontal dividing lines into a plurality of segments, segmenting a second piece of said mask pattern with said horizontal dividing lines into a second plurality of segments, and applying proximity correction to a first segment from said first plurality of segments taking into consideration a second segment from said second plurality of segments.Type: GrantFiled: March 3, 1998Date of Patent: January 16, 2001Assignee: LSI Logic CorporationInventors: Dusan Petranovic, Ranko Scepanovic, Edwin Jones, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Patent number: 6175953Abstract: The present invention is a method and apparatus for systematically applying proximity corrections to a mask pattern, wherein the pattern is divided into a grid of equally sized grid rectangles, an inner rectangle comprising a plurality of grid rectangles is formed, an outer rectangle comprising a second plurality of grid rectangles and the inner rectangle is formed and proximity correction is applied to the pattern contained within the inner rectangle as a function of the pattern contained within the outer rectangle.Type: GrantFiled: March 3, 1998Date of Patent: January 16, 2001Assignee: LSI Logic CorporationInventors: Ranko Scepanovic, Dusan Petranovic, Edwin Jones, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Patent number: 6081659Abstract: A method of simulating a masking process in which a process simulator is used to produce an aerial image. The simulator is configured to receive input information. The input information includes a digital representation of a patterned mask and a data set. Each element of the data set corresponds to one of a plurality of parameters associated with the masking process. The simulator is configured to produce an aerial image based upon the input information. The aerial image represents the simulator estimation of a pattern that would be produced by the masking process using the patterned mask under conditions specified by the data set. The method further includes the step of supplying the input information to the simulator to produce the aerial image. A first data base is then generated from the aerial image. The first data base is a digital representation of the aerial image. Thereafter, the pattern is produced on a semiconductor substrate using the masking process and the patterned mask.Type: GrantFiled: April 26, 1999Date of Patent: June 27, 2000Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 6078738Abstract: A method of simulating a masking process in which a process simulator is used to produce an aerial image. The simulator is configured to receive input information. The input information includes a digital representation of a patterned mask and a data set. Each element of the data set corresponds to one of a plurality of parameters associated with the masking process. The simulator is configured to produce an aerial image based upon the input information. The aerial image represents the simulator estimation of a pattern that would be produced by the masking process using the patterned mask under conditions specified by the data set. The method further includes the step of supplying the input information to the simulator to produce the aerial image. A first data base is then generated from the aerial image. The first data base is a digital representation of the aerial image. Thereafter, the pattern is produced on a semiconductor substrate using the masking process and the patterned mask.Type: GrantFiled: May 8, 1997Date of Patent: June 20, 2000Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 5972541Abstract: A method and apparatus for converting a layout design for the metallization layer integrated circuit pattern to a reticle design having corrections for depth of focus problems. The apparatus includes a design rule checker which is configured to identify locations of the layout design which are expected to produce narrowed regions of the image caused by depth of focus variations at intersections between defined line features of the layout design and the elevated portions of the topographical variations. A depth of focus correction unit is included which is adapted to modify the layout design for the metallization integrated circuit pattern at the locations by increasing the line width of the defined line features from the integrated circuit pattern to correct for these depth of focus problems.Type: GrantFiled: March 4, 1998Date of Patent: October 26, 1999Assignee: LSI Logic CorporationInventors: Emery O. Sugasawara, Mario Garza
-
Patent number: 5900338Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design rule checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design rule checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: August 15, 1997Date of Patent: May 4, 1999Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao
-
Patent number: 5804340Abstract: A method of inspecting a photomask for use in photolithography which accounts for the rounding of corners of features that occurs during manufacture of the photomask. A data tape used in the preparation of the photomask is first provided. An inspection tape is then prepared by modifying the data on the data tape to account for rounding of the features during preparation of the photomask. Finally, an inspection device is used to compare features on the photomask to data on the inspection tape corresponding to such features.Type: GrantFiled: December 23, 1996Date of Patent: September 8, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 5795682Abstract: Disclosed is an attenuated phase shift reticle design having a compensating transmissive region located where side lobe ringing is anticipated to be most severe. Unlike other transmissive regions on the reticle, no integrated circuit features are defined at the location of the compensating transmissive region. Because the radiation giving rise to side lobe ringing is approximately 180.degree. out of phase with the radiation passing through transmissive regions, radiation passing through the compensating transmissive region will reduce side lobe intensity by destructively interfering with the out of phase radiation. A disclosed reticle defines a plurality of closely packed vias to be formed in a passivating layer. In the case of a positive resist, transmissive regions are provided at locations on the reticle design corresponding to positions of the vias on the passivating layer. A phase shift reticle having such via layout is expected to produce severe side lobe ringing in the regions surrounding the vias.Type: GrantFiled: March 8, 1996Date of Patent: August 18, 1998Assignee: LSI Logic CorporationInventor: Mario Garza
-
Patent number: 5723233Abstract: A photolithography optical proximity correction method for mask layouts (e.g., reticle masks) is disclosed. The method includes performing pattern recognition on a layout design to identify locations of feature edges with respect to other feature edges in the layout design. The method further includes obtaining an optical proximity correction for at least one of the feature edges by evaluating one or more non-linear mathematical expressions for optical proximity correction at the location of that edge with respect to other feature edges.Type: GrantFiled: February 27, 1996Date of Patent: March 3, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, Keith K. Chao
-
Patent number: 5705301Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design role checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design role checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: February 27, 1996Date of Patent: January 6, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao
-
Patent number: 5595861Abstract: Changing (varying, irregular) resist thickness on semiconductor wafers having irregular top surface topography or having different island sizes, affects the percent reflectance (and absorption efficiency) of incident photolithographic light, and consequently the critical dimensions of underlying features being formed (e.g., polysilicon gates). A low solvent content resist solution that can be applied as an aerosol provides a more uniform thickness resist film, eliminating or diminishing photoresist thickness variations. A top antireflective coating (TAR) also aids in uniformizing reflectance, despite resist thickness variations. The two techniques can be used alone, or together. Hence, better control over underlying gate size can be effected, without differential biasing.Type: GrantFiled: June 5, 1995Date of Patent: January 21, 1997Assignee: LSI Logic CorporationInventor: Mario Garza
-
Patent number: 5587267Abstract: Changing (varying, irregular) resist thickness on semiconductor wafers having irregular top surface topography or having different island sizes, affects the percent reflectance (and absorption efficiency) of incident photolithographic light, and consequently the critical dimensions of underlying features being formed (e.g., polysilicon gates). A low solvent content resist solution that can be applied as an aerosol provides a more uniform thickness resist film, eliminating or diminishing photoresist thickness variations. A top antireflective coating (TAR) also aids in uniformizing reflectance, despite resist thickness variations. The two techniques can be used alone, or together. Hence, better control over underlying gate size can be effected, without differential biasing.Type: GrantFiled: June 5, 1995Date of Patent: December 24, 1996Assignee: LSI Logic CorporationInventor: Mario Garza
-
Patent number: 5554486Abstract: Changing (varying, irregular) resist thickness on semiconductor wafers having irregular top surface topography or having different island sizes, affects the percent reflectance (and absorption efficiency) of incident photolithographic light, and consequently the critical dimensions of underlying features being formed (e.g., polysilicon gates). A low solvent content resist solution that can be applied as an aerosol provides a more uniform thickness resist film, eliminating or diminishing photoresist thickness variations. A top antireflective coating (TAR) also aids in uniformizing reflectance, despite resist thickness variations. The two techniques can be used alone, or together. Hence, better control over underlying gate size can be effected, without differential biasing.Type: GrantFiled: January 31, 1994Date of Patent: September 10, 1996Assignee: LSI Logic CorporationInventor: Mario Garza
-
Patent number: 5549934Abstract: A process is disclosed for curing a hydrogen silsesquioxane coating material to form SiO.sub.2 by first placing the coating material in a preheated furnace; igniting a plasma ignited in the furnace immediately after insertion of the coating material therein; then raising the temperature of the furnace up to a predetermined curing temperature, while still maintaining the plasma in the chamber; maintaining the coating material at the curing temperature until substantially all of the coating material has cured to form SiO.sub.2 ; and then extinguishing the plasma and cooling the furnace. In another embodiment, the coating material is cured, with or without the assistance of heat and a plasma, in an ultrahigh vacuum, i.e., a vacuum of at least 10.sup.-5 Torr or better, and preferably at least 10.sup.-6 Torr or better.Type: GrantFiled: June 5, 1995Date of Patent: August 27, 1996Assignee: LSI Logic CorporationInventors: Mario Garza, Keith Chao
-
Patent number: 5543265Abstract: Changing (varying, irregular) resist thickness on semiconductor wafers having irregular top surface topography or having different island sizes, affects the percent reflectance (and absorption efficiency) of incident photolithographic light, and consequently the critical dimensions of underlying features being formed (e.g., polysilicon gates). A low solvent content resist solution that can be applied as an aerosol provides a more uniform thickness resist film, eliminating or diminishing photoresist thickness variations. A top antireflective coating (TAR) also aids in uniformizing reflectance, despite resist thickness variations. The two techniques can be used alone, or together. Hence, better control over underlying gate size can be effected, without differential biasing.Type: GrantFiled: June 5, 1995Date of Patent: August 6, 1996Assignee: LSI Logic CorporationInventor: Mario Garza
-
Patent number: 5456952Abstract: A process is disclosed for curing a hydrogen silsesquioxane coating material to form SiO.sub.2 by first placing the coating material in a preheated furnace; igniting a plasma ignited in the furnace immediately after insertion of the coating material therein; then raising the temperature of the furnace up to a predetermined curing temperature, while still maintaining the plasma in the chamber; maintaining the coating material at the curing temperature until substantially all of the coating material has cured to form SiO.sub.2 ; and then extinguishing the plasma and cooling the furnace. In another embodiment, the coating material is cured, with or without the assistance of heat and a plasma, in an ultrahigh vacuum, i.e., a vacuum of at least 10.sup.-5 Torr or better, and preferably at least 10.sup.-6 Torr or better.Type: GrantFiled: May 17, 1994Date of Patent: October 10, 1995Assignee: LSI Logic CorporationInventors: Mario Garza, Keith Chao
-
Patent number: 5330883Abstract: Changing (varying, irregular) resist thickness on semiconductor wafers having irregular top surface topography or having different island sizes, affects the percent reflectance (and absorption efficiency) of incident photolithographic light, and consequently the critical dimensions of underlying features being formed (e.g., polysilicon gates). A low solvent content resist solution that can be applied as an aerosol provides a more uniform thickness resist film, eliminating or diminishing photoresist thickness variations. A top antireflective coating (TAR) also aids in uniformizing reflectance, despite resist thickness variations. The two techniques can be used alone, or together. Hence, better control over underlying gate size can be effected, without differential biasing.Type: GrantFiled: June 29, 1992Date of Patent: July 19, 1994Assignee: LSI Logic CorporationInventor: Mario Garza