Patents by Inventor Mark J Marlett
Mark J Marlett has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9136690Abstract: A termination circuit configured to provide electrostatic discharge (ESD) protection is provided. Termination sub-circuits are coupled in parallel, each including respective pull-up and pull-down circuits. Each pull-up circuit has two transistors of a first type coupled in series between a data input and Vdd, a gate of one of the two transistors being coupled to a control input and a gate of the other one of the two transistors being coupled to a first enable input of the termination sub-circuit. Each pull-down circuit has two transistors of a second type coupled in series between the data input and Vss or ground, a gate of one of the two transistors being coupled to the control input and the gate of the other one of the two transistors being coupled to a second enable input of the termination sub-circuit.Type: GrantFiled: August 30, 2011Date of Patent: September 15, 2015Assignee: XILINX, INC.Inventors: Parag Upadhyaya, Mark J. Marlett
-
Patent number: 8648500Abstract: In accordance with some embodiments, an integrated circuit device comprises a circuit configured to provide a sense signal representing a dynamic power requirement of the circuit to a first sense node, a first sense switch coupled between the first sense node and a first die bump, and a sense switch controller configured to provide a control signal to the first sense switch.Type: GrantFiled: May 18, 2011Date of Patent: February 11, 2014Assignee: XILINX, Inc.Inventors: Michael O. Jenkins, John R. Carrel, Mark J. Marlett
-
Patent number: 8446169Abstract: An embodiment of an impedance adjustment apparatus is disclosed. For this embodiment of an impedance adjustment apparatus, a differential driver circuit has an input port, a first output port, a second output port, a first bias node, and a second bias node. A first impedance-voltage device is coupled to provide a first bias voltage to the first bias node. A second impedance-voltage device is coupled to provide a second bias voltage to the second bias node. A first analog voltage source is coupled to provide a first analog voltage to the first impedance-voltage device, and a second analog voltage source is coupled to provide a second analog voltage to the second impedance-voltage device.Type: GrantFiled: August 26, 2011Date of Patent: May 21, 2013Assignee: Xilinx, Inc.Inventors: Mark J. Marlett, Khaldoon S. Abugharbieh
-
Patent number: 8358156Abstract: In one embodiment of the invention, a voltage-mode line driver circuit is provided for transmitting a differential signal. The voltage-mode line driver includes a first voltage swing circuit having an input coupled to receive an input signal and an output coupled to a first transmission line. A second voltage swing circuit is included, the second voltage swing circuit having an input coupled to receive an inversion of the input signal and an output coupled to a second transmission line. First and second pre-emphasis circuits are respectively coupled to the first and second voltage swing circuits. The first and second pre-emphasis circuits are configured to supplement the slew rate of respective first and second voltage swing circuits in response to a transition of the input signal.Type: GrantFiled: May 28, 2010Date of Patent: January 22, 2013Assignee: Xilinx, Inc.Inventors: Khaldoon S. Abugharbieh, Mark J. Marlett
-
Patent number: 8358192Abstract: A symmetrical inductor includes an integrated circuit having a plurality of conductive layers. A first loop is disposed in an upper layer of the conductive layers, and at least two strapped loops are disposed in at least two layers of the conductive layers, respectively. The strapped loops are coupled in series to the first loop, and the at least two layers are below the upper layer. A second loop is disposed in the upper layer and is coupled in series to the at least two strapped loops. A first terminal electrode is coupled to the first loop, and a second terminal electrode is coupled to the second loop. A center-tap electrode is coupled to the at least two strapped loops.Type: GrantFiled: May 3, 2012Date of Patent: January 22, 2013Assignee: Xilinx, Inc.Inventors: Vassili Kireev, Parag Upadhyaya, Mark J. Marlett
-
Publication number: 20120212315Abstract: A symmetrical inductor includes an integrated circuit having a plurality of conductive layers. A first loop is disposed in an upper layer of the conductive layers, and at least two strapped loops are disposed in at least two layers of the conductive layers, respectively. The strapped loops are coupled in series to the first loop, and the at least two layers are below the upper layer. A second loop is disposed in the upper layer and is coupled in series to the at least two strapped loops. A first terminal electrode is coupled to the first loop, and a second terminal electrode is coupled to the second loop. A center-tap electrode is coupled to the at least two strapped loops.Type: ApplicationFiled: May 3, 2012Publication date: August 23, 2012Applicant: XILINX, INC.Inventors: Vassili Kireev, Parag Upadhyaya, Mark J. Marlett
-
Publication number: 20120092119Abstract: A symmetrical inductor includes pairs of half-loops, first and second terminal electrodes, and a center-tap electrode. The half-loop pairs are in respective conductive layers of an integrated circuit. Each half-loop pair includes a first and second half-loop in the respective conductive layer. The first and second terminal electrodes are in a first conductive layer, and the center-tap electrode is in a second conductive layer. The first terminal electrode and the center-tap electrode are coupled through a first series combination that includes the first half-loop of each half-loop pair. The second terminal electrode and the center-tap electrode are coupled through a second series combination that includes the second half-loop of each half-loop pair.Type: ApplicationFiled: October 15, 2010Publication date: April 19, 2012Applicant: XILINX, INC.Inventors: Vassili Kireev, Parag Upadhyaya, Mark J. Marlett
-
Patent number: 8085837Abstract: One embodiment of the present invention processes a signal of interest through an optional reference channel, combines the resulting signal with white noise, and then processes the noisy signal through a reference receiver. Two metrics are calculated from the results of that processing: Non-Compensable Data-Dependent Jitter (NC-DDJ) and Enhanced Transmitter and Waveform Dispersion Penalty (Enhanced TWDP). Within the reference receiver, a variable delay module sweeps the eye opening defined by the noise-free samples of the signal of interest and determines the transition points (i.e., edges) of the eye opening. Those transition points are compared to the Unit Interval to yield NC-DDJ. Further, the signal-to-noise ratio (SNR) of the noisy samples of the signal of interest is compared to the SNR of an ideal receiver (i.e., matched filter) driven by an ideal transmitter via an ideal channel with additive white Gaussian noise n(t) to yield Enhanced TWDP.Type: GrantFiled: June 18, 2008Date of Patent: December 27, 2011Assignee: Agere Systems Inc.Inventors: Adam B. Healey, Mark J. Marlett
-
Patent number: 7872495Abstract: A unit cell for a programmable termination circuit in an integrated circuit and a method for programming such termination circuit are described. In an embodiment, such unit cells may have three n-type and three p-type transistors. A first transistor is coupled to receive a first float control signal. A second transistor is coupled to receive a second float control signal. The third and fourth transistors are coupled to receive a first termination voltage control signal. The fifth and sixth transistors are coupled to receive a second termination voltage control signal. The first float control signal and the second float control signal are a pair of complementary signals.Type: GrantFiled: January 28, 2010Date of Patent: January 18, 2011Assignee: Xilinx, Inc.Inventors: Toan D. Tran, Cheng H. Hsieh, Mark J. Marlett
-
Patent number: 7668239Abstract: An improved method and apparatus for transmitting digital signals in a communications channel by compensating for distortions due to attenuation of high frequency components suffered by the digital signals. In a preferred embodiment, the digital signals are pulses and the compensation is performed at the transmitter without the need for an emphasis driver, by widening the pulses to compensate for the distortion in the channel that results in narrowing of the pulses incurred in the channel. The resulting pulse train is pre-compensated for the distortions caused by the communications channel. The amount of pre-compensation can be determined statically or dynamically.Type: GrantFiled: September 19, 2006Date of Patent: February 23, 2010Assignee: LSI CorporationInventors: Mark J. Marlett, Mark Rutherford, Peter Windler
-
Patent number: 7542508Abstract: A continuous-time domain Decision Feedback Equalizer (DFE) for use in a serial communication channel comprises in one embodiment a summer, a decision circuit, a capture flip-flop (FF) and an N-th order active filter. The DFE and its active filter operate in continuous time to give improved performance over a discrete-time DFE. In one embodiment involving a first-order active filter, the capture FF is outside the continuous-time negative feedback loop of the DFE and involves a differential signal amplifier. In another embodiment, the capture flip-flop is inside the DFE loop, and in a third embodiment the decision circuit comprises a comparator.Type: GrantFiled: April 21, 2005Date of Patent: June 2, 2009Assignee: LSI Logic CorporationInventors: Mark J Marlett, Mark Rutherford
-
Publication number: 20080317109Abstract: One embodiment of the present invention processes a signal of interest through an optional reference channel, combines the resulting signal with white noise, and then processes the noisy signal through a reference receiver. Two metrics are calculated from the results of that processing: Non-Compensable Data-Dependent Jitter (NC-DDJ) and Enhanced Transmitter and Waveform Dispersion Penalty (Enhanced TWDP). Within the reference receiver, a variable delay module sweeps the eye opening defined by the noise-free samples of the signal of interest and determines the transition points (i.e., edges) of the eye opening. Those transition points are compared to the Unit Interval to yield NC-DDJ. Further, the signal-to-noise ratio (SNR) of the noisy samples of the signal of interest is compared to the SNR of an ideal receiver (i.e., matched filter) driven by an ideal transmitter via an ideal channel with additive white Gaussian noise n(t) to yield Enhanced TWDP.Type: ApplicationFiled: June 18, 2008Publication date: December 25, 2008Applicant: Agere Systems Inc.Inventors: Adam B. Healey, Mark J. Marlett
-
Publication number: 20080069267Abstract: An improved method and apparatus for transmitting digital signals in a communications channel by compensating for distortions due to attenuation of high frequency components suffered by the digital signals. In a preferred embodiment, the digital signals are pulses and the compensation is performed at the transmitter without the need for an emphasis driver, by widening the pulses to compensate for the distortion in the channel that results in narrowing of the pulses incurred in the channel. The resulting pulse train is pre-compensated for the distortions caused by the communications channel. The amount of pre-compensation can be determined statically or dynamically.Type: ApplicationFiled: September 19, 2006Publication date: March 20, 2008Inventors: Mark J. Marlett, Mark Rutherford, Peter Windler
-
Patent number: 6140880Abstract: A circuit and method for preventing an oscillator from oscillating above a first predetermined frequency or below a second predetermined frequency. The present invention may comprise (a) a clock generation circuit configured to generate an output clock signal in response to (i) a reference clock, (ii) one or more control signals and (ii) a reset signal and (b) a control circuit configured to generate said reset signal in response to said one or more control signals.Type: GrantFiled: September 24, 1998Date of Patent: October 31, 2000Assignee: Cypress Semiconductor Corp.Inventors: Nathan Y. Moyal, Mark J. Marlett, Steven C. Meyers