Patents by Inventor Mark Michael Schaffer
Mark Michael Schaffer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9152595Abstract: Processor-based system hybrid ring bus interconnects, and related devices, systems, and methods are disclosed. In one embodiment, a processor-based system hybrid ring bus interconnect is provided. The processor-based system hybrid ring bus interconnect includes multiple ring buses, each having a bus width and configured to receive bus transaction messages from a requester device(s). The processor-based system hybrid ring bus interconnect also includes an inter-ring router(s) coupled to the ring buses. The inter-ring router(s) is configured to dynamically direct bus transaction messages among the ring buses based on bandwidth requirements of the requester device(s). Thus, less power is consumed than by a crossbar interconnect due to simpler switching configurations. Further, the inter-ring router(s) allows for provision of multiple ring buses that can be dynamically activated and deactivated based on bandwidth requirements.Type: GrantFiled: October 18, 2012Date of Patent: October 6, 2015Assignee: QUALCOMM IncorporatedInventors: Jaya Prakash Subramaniam Ganasan, Mark Michael Schaffer, Prudhvi N. Nooney, Perry Willmann Remaklus, Jr.
-
Publication number: 20150234761Abstract: Devices, systems, methods, and computer-readable mediums for arbitrating bus transactions on a communications bus based on health information are disclosed. Health information of master devices can be used to adjust priorities of bus transactions from master devices to meet quality of service requirements of the master devices. In one embodiment, a bus interconnect is provided and configured to communicate bus transactions from any of a plurality of master devices to slave device(s) coupled the bus interconnect. The bus interconnect is further configured to map health information for each of the plurality of master devices into virtual priority space. The bus interconnect is further configured to translate the virtual priority space into a physical priority level for each of the plurality of master devices. The bus interconnect is further configured to arbitrate bus transactions for the plurality of master devices based on physical priority level for the plurality of master devices.Type: ApplicationFiled: May 7, 2015Publication date: August 20, 2015Inventors: Cristian Duroiu, Jaya Prakash Subramaniam Ganasan, Vinod Chamarty, Mark Michael Schaffer, Joshua Hirsch Stubbs, Robert Nicholson Gibson, Kris Tiri, Moinul Khan, Bohuslav Rychlik, Serag GadelRab, Simon Booth
-
Patent number: 9064050Abstract: Devices, systems, methods, and computer-readable mediums for arbitrating bus transactions on a communications bus based on health information are disclosed. Health information of master devices can be used to adjust priorities of bus transactions from master devices to meet quality of service requirements of the master devices. In one embodiment, a bus interconnect is provided and configured to communicate bus transactions from any of a plurality of master devices to slave device(s) coupled the bus interconnect. The bus interconnect is further configured to map health information for each of the plurality of master devices into virtual priority space. The bus interconnect is further configured to translate the virtual priority space into a physical priority level for each of the plurality of master devices. The bus interconnect is further configured to arbitrate bus transactions for the plurality of master devices based on physical priority level for the plurality of master devices.Type: GrantFiled: October 5, 2011Date of Patent: June 23, 2015Assignee: QUALCOMM IncorporatedInventors: Cristian Duroiu, Jaya Prakash Subramaniam Ganasan, Vinod Chamarty, Mark Michael Schaffer, Joshua H. Stubbs, Robert N. Gibson, Kris Tiri, Moinul H. Khan, Bohuslav Rychlik, Serag GadelRab, Simon Booth
-
Patent number: 8861410Abstract: A transaction request passes from an initiator through interconnect paths and a routing ID indicating the interconnect paths is prepended. A temporary ID is assigned to the routing ID, the transaction request with the temporary ID is sent to a target device, and a response having the temporary ID is received. The routing ID is retrieved using the target ID, and the response with the retrieved routing ID is sent to the initiator.Type: GrantFiled: October 31, 2011Date of Patent: October 14, 2014Assignee: QUALCOMM IncorporatedInventors: Jaya Prakash Subramaniam Ganasan, Prudhvi N. Nooney, Darren P. Umstead, Joseph L. Van Swearingen, Barry Joe Wolford, Mark Michael Schaffer
-
Patent number: 8838861Abstract: Systems and methods for trace multicast across a bus structure are provided. Preferably, the bus structure is that of a System-on-a-Chip (SoC), where the SoC includes a number of master components and a number of slave components connected via the bus structure. The bus structure supports a trace multicast feature. In one embodiment, the bus structure receives a bus transaction from a master component and, in response, outputs the bus transaction to a corresponding slave port. In addition, the bus structure determines whether a trace multicast is desired for the bus transaction. If a trace multicast is desired, the bus structure generates an additional bus transaction having one or more transaction attributes that include a translated version of the bus transaction and outputs the additional bus transaction to a trace slave port of the bus structure. The trace multicast feature provides a non-invasive mechanism for driver-level trace.Type: GrantFiled: June 25, 2012Date of Patent: September 16, 2014Assignee: QUALCOMM IncorporatedInventors: Martyn Ryan Shirlen, Mark Michael Schaffer
-
Publication number: 20140115221Abstract: Processor-based system hybrid ring bus interconnects, and related devices, systems, and methods are disclosed. In one embodiment, a processor-based system hybrid ring bus interconnect is provided. The processor-based system hybrid ring bus interconnect includes multiple ring buses, each having a bus width and configured to receive bus transaction messages from a requester device(s). The processor-based system hybrid ring bus interconnect also includes an inter-ring router(s) coupled to the ring buses. The inter-ring router(s) is configured to dynamically direct bus transaction messages among the ring buses based on bandwidth requirements of the requester device(s). Thus, less power is consumed than by a crossbar interconnect due to simpler switching configurations. Further, the inter-ring router(s) allows for provision of multiple ring buses that can be dynamically activated and deactivated based on bandwidth requirements.Type: ApplicationFiled: October 18, 2012Publication date: April 24, 2014Applicant: QUALCOMM IncorporatedInventors: Jaya Prakash Subramaniam Ganasan, Mark Michael Schaffer, Prudhvi N. Nooney, Perry Willmann Remaklus, JR.
-
Patent number: 8615638Abstract: Memory controllers, systems, methods, and computer-readable mediums for applying a page management policy(ies) based on stream transaction information are disclosed. In one embodiment, a memory controller is provided and configured to receive memory access requests for stream transactions. The memory controller is configured to perform a memory access to a memory page(s) in memory included in the stream transaction. The controller is further configured to apply a page management policy(ies) to the memory page(s) in memory based on information related to the stream transactions. In this manner, the page management policy(ies) can be configured to utilize page open policies for efficiency that stream transactions may facilitate, but while also recognizing and taking into consideration in the page management policy latency issues that can arise when the memory controller is handling memory access requests from different devices.Type: GrantFiled: October 8, 2010Date of Patent: December 24, 2013Assignee: QUALCOMM IncorporatedInventors: Martyn Ryan Shirlen, Richard Gerard Hofmann, Mark Michael Schaffer
-
Publication number: 20130304955Abstract: Systems and methods for trace multicast across a bus structure are provided. Preferably, the bus structure is that of a System-on-a-Chip (SoC), where the SoC includes a number of master components and a number of slave components connected via the bus structure. The bus structure supports a trace multicast feature. In one embodiment, the bus structure receives a bus transaction from a master component and, in response, outputs the bus transaction to a corresponding slave port. In addition, the bus structure determines whether a trace multicast is desired for the bus transaction. If a trace multicast is desired, the bus structure generates an additional bus transaction having one or more transaction attributes that include a translated version of the bus transaction and outputs the additional bus transaction to a trace slave port of the bus structure. The trace multicast feature provides a non-invasive mechanism for driver-level trace.Type: ApplicationFiled: June 25, 2012Publication date: November 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Martyn Ryan Shirlen, Mark Michael Schaffer
-
Publication number: 20130107880Abstract: A transaction request passes from an initiator through interconnect paths and a routing ID indicating the interconnect paths is prepended. A temporary ID is assigned to the routing ID, the transaction request with the temporary ID is sent to a target device, and a response having the temporary ID is received. The routing ID is retrieved using the target ID, and the response with the retrieved routing ID is sent to the initiator.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: QUALCOMM INCORPORATEDInventors: Jaya Prakash Subramaniam Ganasan, Prudhvi N. Nooney, Darren P. Umstead, Joseph L. Van Swearingen, Barry Joe Wolford, Mark Michael Schaffer
-
Publication number: 20120102249Abstract: Devices, systems, methods, and computer-readable mediums for arbitrating bus transactions on a communications bus based on health information are disclosed. Health information of master devices can be used to adjust priorities of bus transactions from master devices to meet quality of service requirements of the master devices. In one embodiment, a bus interconnect is provided and configured to communicate bus transactions from any of a plurality of master devices to slave device(s) coupled the bus interconnect. The bus interconnect is further configured to map health information for each of the plurality of master devices into virtual priority space. The bus interconnect is further configured to translate the virtual priority space into a physical priority level for each of the plurality of master devices. The bus interconnect is further configured to arbitrate bus transactions for the plurality of master devices based on physical priority level for the plurality of master devices.Type: ApplicationFiled: October 5, 2011Publication date: April 26, 2012Applicant: QUALCOMM INCORPORATEDInventors: Cristian Duroiu, Jaya Prakash Subramaniam Ganasan, Vinod Chamarty, Mark Michael Schaffer, Joshua H. Stubbs, Robert N. Gibson, Kris Tiri, Moinul H. Khan, Bohuslav Rychlik, Serag GadelRab, Simon Booth
-
Publication number: 20120089789Abstract: Memory controllers, systems, methods, and computer-readable mediums for applying a page management policy(ies) based on stream transaction information are disclosed. In one embodiment, a memory controller is provided and configured to receive memory access requests for stream transactions. The memory controller is configured to perform a memory access to a memory page(s) in memory included in the stream transaction. The controller is further configured to apply a page management policy(ies) to the memory page(s) in memory based on information related to the stream transactions. In this manner, the page management policy(ies) can be configured to utilize page open policies for efficiency that stream transactions may facilitate, but while also recognizing and taking into consideration in the page management policy latency issues that can arise when the memory controller is handling memory access requests from different devices.Type: ApplicationFiled: October 8, 2010Publication date: April 12, 2012Applicant: QUALCOMM INCORPORATEDInventors: Martyn Ryan Shirlen, Richard Gerard Hofmann, Mark Michael Schaffer
-
Publication number: 20120089759Abstract: Devices, systems, methods, and computer-readable mediums for arbitrating stream transactions based on information related to the stream transactions are disclosed. A stream transaction is a superset of burst access types to facilitate efficient bulk transfers of data. In one embodiment, an arbiter is provided that arbitrates bus transactions between a plurality of devices coupled to a bus competing for resources accessible through the bus. To efficiently arbitrate stream transactions requested on the bus, the arbiter is configured to use information related to the stream transactions to provide a view of future bus traffic on the bus. The arbiter is configured to use this stream transaction information to apply bus arbitration policies for arbitrating stream transactions. In this example, the bus arbitration policy can be adjusted for stream transactions based on the stream transaction information, if necessary, for the arbiter to attempt to meet a parameter(s) for completing the stream transactions.Type: ApplicationFiled: October 8, 2010Publication date: April 12, 2012Applicant: QUALCOMM INCORPORATEDInventors: Martyn Ryan Shirlen, Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 8028143Abstract: A processing system and method is disclosed wherein a processor may be configured to predict an address of memory from which data will be needed, transmit to a memory controller a pre-fetch command for the data at the predicted address of the memory, and transmit to the memory controller a read request for the data at the predicted address of the memory if the data is needed.Type: GrantFiled: August 27, 2004Date of Patent: September 27, 2011Assignee: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 7913021Abstract: A processing system is disclosed with a sending component and a receiving component connected by a bus. The bus may be configured with first and second channels. The sending component may be configured to broadcast on the first channel read and write address information, read and write control signals, and write data. The sending component may also be configured to signal the receiving component such that the receiving component can distinguish between the read and write address information, the read and write control signals, and the write data broadcast on the first channel. The receiving component may be configured to store the write data broadcast on the first channel based on the write address information and the write control signals, retrieve read data based on the read address information and the read control signals, and broadcast the retrieved read data on the second channel.Type: GrantFiled: November 30, 2006Date of Patent: March 22, 2011Assignee: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Publication number: 20090327548Abstract: A method of communicating over a bus is disclosed and includes transmitting a first data type in a first type field over a first sub-channel of a transmit channel of the bus while concurrently transmitting a second data type in a second type field over a second sub-channel of the transmit channel of the bus. The method also includes receiving data over a receive channel of the bus while transmitting the first data type and the second data type over the transmit channel.Type: ApplicationFiled: September 1, 2009Publication date: December 31, 2009Applicant: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 7617343Abstract: A processing system is disclosed with a sending component and a receiving component connected by a bus. The bus may be configured with transmit and receive channels. The transmit channel may have a plurality of sub-channels. The sending component may be configured to broadcast on each of the sub-channels information comprising read and write address locations, read and write control signals, and write data on each of the sub-channels. The receiving component may be configured to store the write data and retrieve read data in response to the information broadcast on any of the sub-channels, and broadcast the retrieved read data on the receive channel to the sending component. The sending component may further be configured to provide to the receiving component independent signaling for each of the sub-channels, the independent signaling being sufficient to allow the receiving component to determine the type of information broadcast on each of the sub-channels.Type: GrantFiled: March 2, 2005Date of Patent: November 10, 2009Assignee: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 7395361Abstract: A bus arbitration algorithm precisely controls the relative bus channel bandwidth allocated to each master device by considering the direction of, and/or the bus channel bandwidth consumed by, a bus transaction. At least one weighting register is associated with each master device; in one embodiment, one weighting register per bus channel. The register is periodically loaded with a proportionate share of the available bus bandwidth. Upon being granted a bus transaction on a bus channel, the corresponding weighting register is decremented by an amount that reflects the bus channel bandwidth consumed by the transaction, measured in amount of data transferred or number of bus data transfer cycles required to complete the transaction. In the case of equal initial allocation of relative bandwidth share, master devices that consume bus channel bandwidth will have relatively low priority; master devices that do not consume bus channel bandwidth retain relatively high priority.Type: GrantFiled: August 19, 2005Date of Patent: July 1, 2008Assignee: QUALCOMM IncorporatedInventors: Mark Michael Schaffer, Richard Gerard Hofmann, Jaya Prakash Subramaniam Ganasan
-
Patent number: 7209998Abstract: A processing system is disclosed with a sending component and a receiving component connected by a bus. The bus may be configured with first and second channels. The sending component may be configured to broadcast on the first channel read and write address information, read and write control signals, and write data. The sending component may also be configured to signal the receiving component such that the receiving component can distinguish between the read and write address information, the read and write control signals, and the write data broadcast on the first channel. The receiving component may be configured to store the write data broadcast on the first channel based on the write address information and the write control signals, retrieve read data based on the read address information and the read control signals, and broadcast the retrieved read data on the second channel.Type: GrantFiled: August 17, 2004Date of Patent: April 24, 2007Assignee: Qualcomm IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 7185123Abstract: A processing system and method of communicating within the processing system is disclosed. The processing system may include a bus having a transmit channel, a receiving component, and a sending component configured to broadcast a payload to the receiving component over the transmit channel, interrupt the broadcast of the payload to signal a new bus operation to the receiving component over the transmit channel, and resume the broadcast of the payload over the transmit channel. The processing system may include an algorithm that prevents small payloads from being interrupted to initiate a new bus operation. The algorithm may also be used to limit the number of times a single write operation may be interrupted to initiate a new bus operation.Type: GrantFiled: September 15, 2004Date of Patent: February 27, 2007Assignee: Qualcomm IncorporatedInventors: Richard Gerard Hofmann, Mark Michael Schaffer
-
Patent number: 6504854Abstract: A communication system is provided for use in processing systems and the like for carrying out data transfer operations between a first data bus and a peripheral device associated with a second data bus, wherein the first data bus operates at a first clock speed and wherein the second data bus operates. at a second clock speed which is different from the first clock speed and a 1/N integer multiple of the first clock speed. A sample signal associated with the second clock speed is received and the speed of operation of a state machine of a peripheral controller is dynamically adjusted in response to the sample signal such that the state machine of the peripheral controller operates at the second clock speed and causes operations on the second data bus to occur synchronously at the second clock speed.Type: GrantFiled: April 10, 1998Date of Patent: January 7, 2003Assignee: International Business Machines CorporationInventors: Richard Gerard Hofmann, Mark Michael Schaffer, Thomas Andrew Sartorius