Patents by Inventor Mark W. Jetton
Mark W. Jetton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9317087Abstract: In accordance with at least one embodiment, column level power control granularity is provided to control a low power state of a memory using a drowsy column control bit to control the low power state at an individual column level to protect the memory from weak bit failure. In accordance with at least one embodiment, a method of using a dedicated row of bit cells in a memory array is provided wherein each bit in the row controls the low power state of a respective column in the array. A special control signal is used to access the word line, and the word line is outside of the regular word line address space. A mechanism is provided to designate the weak bit column and set the control bit corresponding to that particular column to disable the drowsy/low power state for that column.Type: GrantFiled: November 29, 2012Date of Patent: April 19, 2016Inventors: Ravindraraj Ramaraju, Jianan Yang, Mark W. Jetton, Thomas W. Liston, George P. Hoekstra, Andrew C. Russell
-
Patent number: 9026808Abstract: In accordance with at least one embodiment, memory power gating at word level is provided. In accordance with at least one embodiment, a word level power-gating technique, which is enabled by adding an extra control bit to each subarray (e.g., each word, each row, each wordline, each bitline, each portion of an array, etc.) of a memory array, provides fine-grained power reduction for a memory array. In accordance with at least one embodiment, a gating transistor is provided for each subarray (e.g., each word, each row, each wordline, each bitline, each portion of an array, etc.).Type: GrantFiled: April 26, 2012Date of Patent: May 5, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Jianan Yang, Mark W. Jetton, Thomas W. Liston
-
Patent number: 8995178Abstract: An integrated circuit includes first and second memory cells including a first pull-up transistor each having a body tie coupled to respective first and second well bias voltages. Drain electrodes of the first and second pull-up transistors are coupled to a first true bit line and a first complementary bit line, respectively. A second memory cell includes first and second pull-up transistors each having a body tie coupled to the second and first well bias voltages, respectively. Drain electrodes of the first and second pull-up transistors are coupled to a second true bit line and a second complementary bit line, respectively. The first well bias voltage is lower than the second well bias voltage during a Read-Only Memory (ROM) mode, and the first well bias voltage is the same as the second well bias voltage during a Static Random Access Memory (SRAM) mode.Type: GrantFiled: October 31, 2013Date of Patent: March 31, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Jianan Yang, Brad J. Garni, Mark W. Jetton
-
Patent number: 8766703Abstract: A sensor circuit performs a method for sensing on-chip characteristics. The method includes generating a first voltage using a drive current through a first set of transistors that are operating in saturation mode and generating a second voltage using subthreshold leakage current from a second set of transistors that are in subthreshold mode. The method further includes comparing the second voltage to the first voltage to sense an on-chip characteristic. The sensed on-chip characteristic can be temperature and/or gate length variation.Type: GrantFiled: March 15, 2013Date of Patent: July 1, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jianan Yang, James D. Burnett, Mark W. Jetton, Thomas W. Liston
-
Publication number: 20130290750Abstract: In accordance with at least one embodiment, memory power gating at word level is provided. In accordance with at least one embodiment, a word level power-gating technique, which is enabled by adding an extra control bit to each subarray (e.g., each word, each row, each wordline, each bitline, each portion of an array, etc.) of a memory array, provides fine-grained power reduction for a memory array. In accordance with at least one embodiment, a gating transistor is provided for each subarray (e.g., each word, each row, each wordline, each bitline, each portion of an array, etc.).Type: ApplicationFiled: April 26, 2012Publication date: October 31, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jianan Yang, Mark W. Jetton, Thomas W. Liston
-
Publication number: 20130290753Abstract: In accordance with at least one embodiment, column level power control granularity is provided to control a low power state of a memory using a drowsy column control bit to control the low power state at an individual column level to protect the memory from weak bit failure. In accordance with at least one embodiment, a method of using a dedicated row of bit cells in a memory array is provided wherein each bit in the row controls the low power state of a respective column in the array. A special control signal is used to access the word line, and the word line is outside of the regular word line address space. A mechanism is provided to designate the weak bit column and set the control bit corresponding to that particular column to disable the drowsy/low power state for that column.Type: ApplicationFiled: November 29, 2012Publication date: October 31, 2013Inventors: Ravindraraj Ramaraju, Jianan Yang, Mark W. Jetton, Thomas W. Liston, George P. Hoekstra, Andrew C. Russell
-
Patent number: 7746716Abstract: A memory having at least one memory array block, the at least one memory array block comprising N wordlines, wherein N is greater than one, is provided. The memory comprises a plurality of sense amplifiers coupled to the at least one memory array block. The memory further comprises at least one dummy bitline, wherein the at least one dummy bitline comprises M dummy bitcells, wherein M is equal to N. The memory further comprises a timing circuit coupled to the at least one dummy bitline, wherein the timing circuit comprises at least one stack of pull-down transistors coupled to a sense circuit for generating a latch control output signal used for timing control of memory accesses. Timing control may include generating a sense trigger signal to enable the plurality of sense amplifiers for read operations and/or generating a local reset signal for terminating memory accesses, such as disabling the plurality of write drivers for write operations.Type: GrantFiled: February 22, 2007Date of Patent: June 29, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Mark W. Jetton, Lawrence F. Childs, Olga R. Lu, Glenn E. Starnes
-
Publication number: 20080205176Abstract: A memory having at least one memory array block, the at least one memory array block comprising N wordlines, wherein N is greater than one, is provided. The memory comprises a plurality of sense amplifiers coupled to the at least one memory array block. The memory further comprises at least one dummy bitline, wherein the at least one dummy bitline comprises M dummy bitcells, wherein M is equal to N. The memory further comprises a timing circuit coupled to the at least one dummy bitline, wherein the timing circuit comprises at least one stack of pull-down transistors coupled to a sense circuit for generating a latch control output signal used for timing control of memory accesses. Timing control may include generating a sense trigger signal to enable the plurality of sense amplifiers for read operations and/or generating a local reset signal for terminating memory accesses, such as disabling the plurality of write drivers for write operations.Type: ApplicationFiled: February 22, 2007Publication date: August 28, 2008Inventors: Mark W. Jetton, Lawrence F. Childs, Olga R. Lu, Glenn E. Starnes
-
Patent number: 6675139Abstract: A method for designing and mapping a power-bus grid in an integrated circuit. A floor plan is created by mapping wire segments of the power-bus grid to various metal layers of the IC core. Power zones which specify the current consumption of analog, digital, and memory block regions are also mapped to the IC core. A netlist of the floor plan design is generated and simulated, with the simulation returning current density and a voltage drop values in the wire segments with respect to the power zones. Calculated current density and voltage drop values are analyzed using a color map to indicate the current density and voltage drop levels of the wire segments. Power-bus wire segments are displayed in colors matched to the current density and voltage drop levels in the color map, helping the designer identify potential electromigration and voltage drop problems. The floor plan design can be modified if the calculated density and voltage drop values indicate potential electromigration or voltage drop problems.Type: GrantFiled: March 16, 1999Date of Patent: January 6, 2004Assignee: LSI Logic CorporationInventors: Mark W. Jetton, Richard A. Laubhan, Richard T. Schultz
-
Patent number: 6028995Abstract: A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area.Type: GrantFiled: March 31, 1998Date of Patent: February 22, 2000Assignee: LSI Logic CorporationInventors: Mark W. Jetton, Anura P. Jayasumana