Patents by Inventor Masahide Kakeda
Masahide Kakeda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8850168Abstract: A processor apparatus according to the present invention is a processor apparatus which shares hardware resources between a plurality of processors, and includes: a first determination unit which determines whether or not a register in each of the hardware resources holds extension context data of a program that is currently executed; a second determination unit which determines to which processor the extension context data in the hardware resource corresponds; a first transfer unit which saves and restores the extension context data between programs in the processor; and a second transfer unit which saves and restores the extension context data between programs between different processors.Type: GrantFiled: August 23, 2011Date of Patent: September 30, 2014Assignee: Panasonic CorporationInventors: Takao Yamamoto, Shinji Ozaki, Masahide Kakeda, Masaitsu Nakajima
-
Publication number: 20120023311Abstract: A processor apparatus according to the present invention is a processor apparatus which shares hardware resources between a plurality of processors, and includes: a first determination unit which determines whether or not a register in each of the hardware resources holds extension context data of a program that is currently executed; a second determination unit which determines to which processor the extension context data in the hardware resource corresponds; a first transfer unit which saves and restores the extension context data between programs in the processor; and a second transfer unit which saves and restores the extension context data between programs between different processors.Type: ApplicationFiled: August 23, 2011Publication date: January 26, 2012Applicant: PANASONIC CORPORATIONInventors: Takao YAMAMOTO, Shinji OZAKI, Masahide KAKEDA, Masaitsu NAKAJIMA
-
Publication number: 20120008674Abstract: A multithread processor including: an execution unit including a physical processor; and a translation lookaside buffer (TLB) which converts, to a physical address, a logical address output from the execution unit, and logical processors are implemented on the physical processor, a first logical processor that is a part of the logical processors constitutes a first subsystem having a first virtual space, a second logical processor that is a part of the logical processors and different from the first logical processor constitutes a second subsystem having a second virtual space, each of the first and the second subsystems has processes to be assigned to the logical processors, and the logical address includes: a first TLB access virtual identifier for identifying one of the first and the second subsystems; and a process identifier for identifying a corresponding one of the processes in each of the first and the second subsystems.Type: ApplicationFiled: August 15, 2011Publication date: January 12, 2012Applicant: PANASONIC CORPORATIONInventors: Takao YAMAMOTO, Shinji OZAKI, Masahide KAKEDA, Masaitsu NAKAJIMA
-
Publication number: 20090187903Abstract: A virtual multiprocessor system which does not require a memory apparatus for debugging includes: a physical processor, storage units for storing status information indicating respective statuses of logic processors, a dispatch unit which assigns one of the logic processors by switching the logic processors with respect to a physical processor, and an interrupt unit which suspends the processing currently executed by a current logic processor among the logic processors by issuing a debug interrupt request to the current logic processor; in the virtual multiprocessor system, the dispatch unit stores status information corresponding to the current logic processor into one of the storage units in response to the debug interrupt request issued to the current logic processor that is assigned to the physical processor.Type: ApplicationFiled: December 31, 2008Publication date: July 23, 2009Applicant: PANASONIC CORPORATIONInventors: Akira UEDA, Takao YAMAMOTO, Shinji OZAKI, Masahide KAKEDA
-
Patent number: 7539823Abstract: A multiprocessing apparatus includes a cache control unit which monitors a local cache access signal, outputted from a processor, for notifying an occurrence of a cache miss, and notifies pseudo information to the processor via a shared bus controller, the pseudo information indicating that data corresponding to the local cache access signal is stored in a cache memory of a local cache that includes the cache control unit when the data corresponding to the local cache access signal is not actually stored in the cache memory.Type: GrantFiled: September 13, 2005Date of Patent: May 26, 2009Assignee: Panasonic CorporationInventor: Masahide Kakeda
-
Publication number: 20090113179Abstract: The present invention provides an operational processing apparatus which can guarantee a period for executing instructions in the shortest cycle when the operational processing apparatus synchronizes with a hardware accelerator. A processor in the present invention simultaneously issues and executes instructions including instruction groups having a simultaneously issueable instruction. The processor executes a program including a specific instruction. The specific instruction instructs to exclude an instruction subsequent to the specific instruction out of the instruction groups including the specific instruction, and to suspend issuing the instruction subsequent to the specific instruction only during a predetermined period immediately after the specific instruction is issued.Type: ApplicationFiled: October 28, 2008Publication date: April 30, 2009Applicant: PANASONIC CORPORATIONInventors: Masahide KAKEDA, Shinji OZAKI, Takao YAMAMOTO
-
Publication number: 20070088896Abstract: A cache access transmission means outputs an access address, obtained from a CPU by way of a local cache access address input means, to a shared address bus via a remote cache access address output means. A cache access control means accesses a cache memory by using the access address obtained from the shared address bus by way of a remote cache access address input means. That is, an access address output from a CPU of a first processor is output from the cache access transmission means and received by the cache access control means so as to be used in accessing a cache memory in a second processor.Type: ApplicationFiled: August 28, 2006Publication date: April 19, 2007Inventors: Masahide Kakeda, Masaitsu Nakajima, Takao Yamamoto, Shinji Ozaki
-
Publication number: 20060059317Abstract: The multiprocessing apparatus of the present invention is a multiprocessing apparatus including a plurality of processors, a shared bus, and a shared bus controller, wherein each of the processors includes a central processing unit (CPU) and a local cache, each of the local caches includes a cache memory, and a cache control unit that controls the cache memory, each of the cache control units includes a data coherence management unit that manages data coherence between the local caches by controlling data transfer carried out, via the shared bus, between the local caches, wherein at least one of the cache control units (a) monitors a local cache access signal, outputted from another one of the processors, for notifying an occurrence of a cache miss, and (b) notifies pseudo information to the another one of the processors via the shared bus controller, the pseudo information indicating that data corresponding to the local cache access signal is stored in the cache memory of the local cache that includes the atType: ApplicationFiled: September 13, 2005Publication date: March 16, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Masahide Kakeda
-
Patent number: 6777269Abstract: A first signal path of a circuit 300 of the present invention is formed by connecting a restricted area 331 in the electrically disconnected state, restricted areas 321 and 311 in the electrically connected state in series, using conductors 330, 320, and 310, and contacts 351 and 352. The circuit 300 is constructed by connecting in parallel six signal paths each being divided by a combination of one or two restricted areas provided thereon. Every time the circuit state is switched, a signal path disconnected by one restricted area is changed suitably to a signal path disconnected by two restricted areas, and vice versa, so as to maintain a signal path disconnected by a combination of restricted areas. By doing so, the switch of the circuit between the disconnected state and the connected state can be repeated an unlimited number of times by a change in one freely-chosen layer.Type: GrantFiled: April 11, 2003Date of Patent: August 17, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masahide Kakeda
-
Publication number: 20040036083Abstract: A first signal path of a circuit 300 of the present invention is formed by connecting a restricted area 331 in the electrically disconnected state, restricted areas 321 and 311 in the electrically connected state in series, using conductors 330, 320, and 310, and contacts 351 and 352. The circuit 300 is constructed by connecting in parallel six signal paths each being divided by a combination of one or two restricted areas provided thereon. Every time the circuit state is switched, a signal path disconnectedby one restricted area is changed suitably to a signal path disconnected by two restricted areas, and vice versa, so as to maintain a signal path disconnected by a combination of restricted areas. By doing so, the switch of the circuit between the disconnected state and the connected state can be repeated an unlimited number of times by a change in one freely-chosen layer.Type: ApplicationFiled: April 11, 2003Publication date: February 26, 2004Inventor: Masahide Kakeda
-
Patent number: 6573605Abstract: A first signal path of a circuit 300 of the present invention is formed by connecting a restricted area 331 in the electrically disconnected state, restricted areas 321 and 311 in the electrically connected state in series, using conductors 330, 320, and 310, and contacts 351 and 352. The circuit 300 is constructed by connecting in parallel six signal paths each being divided by a combination of one or two restricted areas provided thereon. Every time the circuit state is switched, a signal path disconnected by one restricted area is changed suitably to a signal path disconnected by two restricted areas, and vice versa, so as to maintain a signal path disconnected by a combination of restricted areas. By doing so, the switch of the circuit between the disconnected state and the connected state can be repeated an unlimited number of times by a change in one freely-chosen layer.Type: GrantFiled: July 1, 2002Date of Patent: June 3, 2003Assignee: Matsushita Electric Industrial Co., LtdInventor: Masahide Kakeda
-
Patent number: 6564311Abstract: An address translation apparatus comprises: entry storage means for storing a plurality of entries, each entry containing a virtual page number, a physical page number, and a process identifier which is composed of plural bits; comparison information storage means for storing comparison information which defines a method for comparing a process identifier possessed by a process that is currently executed, with the process identifier in each entry; process comparison means for comprising the process identifier possessed by the process that is currently executed, with the process identifier in the entry, on the basis of the comparison information; and entry retrieval means for retrieving, from the entry storage means, an entry including a virtual page number equal to a virtual page number supplied from the outside, and a process identifier which matches the process identifier of the currently executed process, according to the result of comparison by the process comparison means.Type: GrantFiled: January 19, 2000Date of Patent: May 13, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahide Kakeda, Reiji Segawa
-
Publication number: 20030070057Abstract: An address translation apparatus comprises: entry storage means for storing a plurality of entries, each entry containing a virtual page number, a physical page number, and a process identifier which is composed of plural bits; comparison information storage means for storing comparison information which defines a method for comparing a process identifier possessed by a process that is currently executed, with the process identifier in each entry; process comparison means for comprising the process identifier possessed by the process that is currently executed, with the process identifier in the entry, on the basis of the comparison information; and entry retrieval means for retrieving, from the entry storage means, an entry including a virtual page number equal to a virtual page number supplied from the outside, and a process identifier which matches the process identifier of the currently executed process, according to the result of comparison by the process comparison means.Type: ApplicationFiled: January 19, 2000Publication date: April 10, 2003Inventors: Masahide Kakeda, Reiji Segawa
-
Publication number: 20030001269Abstract: A first signal path of a circuit 300 of the present invention is formed by connecting a restricted area 331 in the electrically disconnected state, restricted areas 321 and 311 in the electrically connected state in series, using conductors 330, 320, and 310, and contacts 351 and 352. The circuit 300 is constructed by connecting in parallel six signal paths each being divided by a combination of one or two restricted areas provided thereon. Every time the circuit state is switched, a signal path disconnected by one restricted area is changed suitably to a signal path disconnected by two restricted areas, and vice versa, so as to maintain a signal path disconnected by a combination of restricted areas. By doing so, the switch of the circuit between the disconnected state and the connected state can be repeated an unlimited number of times by a change in one freely-chosen layer.Type: ApplicationFiled: July 1, 2002Publication date: January 2, 2003Inventor: Masahide Kakeda