Patents by Inventor Masao Koyabu
Masao Koyabu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8386624Abstract: A network system broadcast data from one node to a plurality of other nodes, which can decrease the time required for broadcast. A transfer source node divides the transfer data to be broadcasted, and transfers each divided data separately from the network adapters of the transfer source node to the network adapters of the other nodes, and the other nodes transfer the received data to the network adapters of the other nodes other than the transfer source node. Since more nodes (network adapters) can participate in data transfer in the second data transfer, high-speed transfer processing can be implemented, and the transfer processing time for broadcast can be decreased.Type: GrantFiled: June 23, 2006Date of Patent: February 26, 2013Assignee: Fujitsu LimitedInventors: Junichi Inagaki, Masao Koyabu
-
Patent number: 7873688Abstract: A computer system execute summation processing even if the computing sequence is not adhered to in a system for computing a sum of floating point data of a plurality of nodes. Each node sends floating point data to a reduction mechanism, and the reduction mechanism computes the sums only for a group of which exponent sections have a highest value and a group of which exponent sections have a second highest value, and adds the sum of the group of which the exponent sections have a highest value and the sum of the group of which the exponent sections have a second highest value. By this, the consistency of the computation result can be guaranteed even if the sum is computed regardless the computing sequence of the values.Type: GrantFiled: June 27, 2006Date of Patent: January 18, 2011Assignee: Fujitsu LimitedInventors: Junichi Inagaki, Masao Koyabu, Hiroaki Ishihata
-
Patent number: 7756144Abstract: A parallel computer operates to reduce data held by a plurality of nodes. Each node constituting a parallel computer transfers the data divided into n to other nodes, and each node summarizes the respective 1/n data and operates, then a plurality of nodes transfer the respective operation result to a summarizing node. Since all the nodes execute operation for divided data respectively, reduction processing time can be decreased. And more nodes (network adapters) can participate in data transfer through the first and second data transfers, high-speed transfer processing can therefore be implemented, and transfer time can be decreased.Type: GrantFiled: June 23, 2006Date of Patent: July 13, 2010Assignee: Fujitsu LimitedInventors: Junichi Inagaki, Masao Koyabu
-
Patent number: 7602868Abstract: The present invention provides an asynchronous transmission device and asynchronous transmission method which reduce the synchronization processing overhead.Type: GrantFiled: January 30, 2006Date of Patent: October 13, 2009Assignee: Fujitsu LimitedInventors: Jun Tsuiki, Masao Koyabu, Masahiro Kuramoto, Junichi Inagaki
-
Patent number: 7555699Abstract: A method for address error check in a storage control circuit having a storage unit operable to store data in a storage area specified by an address encodes a first code assigned to the address with an even number of bits, encodes a second code assigned to the data written to the storage unit with an odd number of bits, generates a check code based on the first and second codes and stores the check code in the storage unit in correspondence with the data written to the storage unit, and conducts an error check based on data read from the storage unit, a check code corresponding to the data read, and a read address, thus detecting a multi-bit address error.Type: GrantFiled: September 28, 2005Date of Patent: June 30, 2009Assignee: Fujitsu LimitedInventors: Masahiro Kuramoto, Masao Koyabu, Jun Tsuiki, Junichi Inagaki
-
Patent number: 7475170Abstract: The present invention is a data transfer device, which comprises an input/output reception buffer, an input/output transmission buffer, a write data buffer, a read data buffer, a control information table, a write data storing process section, a write data transmission section, a read data buffer storing process section, an input/output transmission buffer storing process section and a control section that executes an access control for controlling the access to the memory by the write data transmission section and the read data buffer storing process section based on a control information table; thereby, a configuration optimum for both protocols of the memory bus and the input/output bus is obtained and the out-of-order execution is also achievable.Type: GrantFiled: July 25, 2005Date of Patent: January 6, 2009Assignee: Fujitsu LimitedInventors: Junichi Inagaki, Masao Koyabu, Jun Tsuiki, Masahiro Kuramoto
-
Publication number: 20070226288Abstract: A computer system execute summation processing even if the computing sequence is not adhered to in a system for computing a sum of floating point data of a plurality of nodes. Each node sends floating point data to a reduction mechanism, and the reduction mechanism computes the sums only for a group of which exponent sections have a highest value and a group of which exponent sections have a second highest value, and adds the sum of the group of which the exponent sections have a highest value and the sum of the group of which the exponent sections have a second highest value. By this, the consistency of the computation result can be guaranteed even if the sum is computed regardless the computing sequence of the values.Type: ApplicationFiled: June 27, 2006Publication date: September 27, 2007Applicant: FUJITSU LIMITEDInventors: Junichi Inagaki, Masao Koyabu, Hiroaki Ishihata
-
Publication number: 20070217450Abstract: A network system broadcast data from one node to a plurality of other nodes, which can decrease the time required for broadcast. A transfer source node divides the transfer data to be broadcasted, and transfers each divided data separately from the network adapters of the transfer source node to the network adapters of the other nodes, and the other nodes transfer the received data to the network adapters of the other nodes other than the transfer source node. Since more nodes (network adapters) can participate in data transfer in the second data transfer, high-speed transfer processing can be implemented, and the transfer processing time for broadcast can be decreased.Type: ApplicationFiled: June 23, 2006Publication date: September 20, 2007Applicant: FUJITSU LIMITEDInventors: Junichi Inagaki, Masao Koyabu
-
Publication number: 20070220164Abstract: A parallel computer operates to reduce data held by a plurality of nodes. Each node constituting a parallel computer transfers the data divided into n to other nodes, and each node summarizes the respective 1/n data and operates, then a plurality of nodes transfer the respective operation result to a summarizing node. Since all the nodes execute operation for divided data respectively, reduction processing time can be decreased. And more nodes (network adapters) can participate in data transfer through the first and second data transfers, high-speed transfer processing can therefore be implemented, and transfer time can be decreased.Type: ApplicationFiled: June 23, 2006Publication date: September 20, 2007Applicant: FUJITSU LIMITEDInventors: Junichi Inagaki, Masao Koyabu
-
Publication number: 20070116165Abstract: The present invention provides an asynchronous transmission device and asynchronous transmission method which reduce the synchronization processing overhead.Type: ApplicationFiled: January 30, 2006Publication date: May 24, 2007Inventors: Jun Tsuiki, Masao Koyabu, Masahiro Kuramoto, Junichi Inagaki
-
Publication number: 20060236205Abstract: A method for address error check in a storage control circuit having a storage unit operable to store data in a storage area specified by an address encodes a first code assigned to the address with an even number of bits, encodes a second code assigned to the data written to the storage unit with an odd number of bits, generates a check code based on the first and second codes and stores the check code in the storage unit in correspondence with the data written to the storage unit, and conducts an error check based on data read from the storage unit, a check code corresponding to the data read, and a read address, thus detecting a multi-bit address error.Type: ApplicationFiled: September 28, 2005Publication date: October 19, 2006Applicant: FUJITSU LIMITEDInventors: Masahiro Kuramoto, Masao Koyabu, Jun Tsuiki, Junichi Inagaki
-
Publication number: 20060212661Abstract: The present invention is a data transfer device, which comprises an input/output reception buffer, an input/output transmission buffer, a write data buffer, a read data buffer, a control information table, a write data storing process section, a write data transmission section, a read data buffer storing process section, an input/output transmission buffer storing process section and a control section that executes an access control for controlling the access to the memory by the write data transmission section and the read data buffer storing process section based on a control information table; thereby, a configuration optimum for both protocols of the memory bus and the input/output bus is obtained and the out-of-order execution is also achievable.Type: ApplicationFiled: July 25, 2005Publication date: September 21, 2006Applicant: Fujitsu LimitedInventors: Junichi Inagaki, Masao Koyabu, Jun Tsuiki, Masahiro Kuramoto