Patents by Inventor Masayuki Mizuno
Masayuki Mizuno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8019560Abstract: Small-scale measuring circuits (111-1qum) are arranged in m columns×q rows. The small-scale measuring circuits of each row (111-11m, 121-12m, 1q1-1qm) are connected in series. The respective rows are connected in parallel. Supplying reference signals B having different parameter values to the small-scale measuring circuits (111-11m, . . . ) connected in series makes it possible to improve the measurement range or measurement resolution. Supplying reference signals B having the same parameter to the respective rows can reduce a noise component depending on the transistor size. According to this invention, using a plurality of small-scale measuring circuits in accordance with required measurement performance concerning a measurement range, resolution, noise reduction, or the like can implement the desired performance while minimizing the area of each measuring circuit.Type: GrantFiled: September 28, 2006Date of Patent: September 13, 2011Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Patent number: 8018295Abstract: Provided is a modulation device including a signal selection circuit selecting two carrier signals from a plurality of carrier signals having the same frequency and the same phase difference according to a defined control signal and outputting the selected carrier signals, and a phase interpolator adjusting the phase in smaller units than the phase difference between the plurality of carrier signals according to the control signal and modulating the frequency or the phase of the carrier signal into a baseband signal based on the carrier signals selected by the signal selection circuit to generate a carrier wave signal.Type: GrantFiled: June 6, 2008Date of Patent: September 13, 2011Assignee: Nec CorporationInventors: Koichi Nose, Haruya Ishizaki, Masayuki Mizuno
-
Patent number: 8004268Abstract: An interpolated signal generating circuit (101) generates interpolated signals (SIG1-SIGN) of two consecutive discrete signals (SIG). N measuring circuits (501) measure interpolated signals. Since the interpolated signals are measurement targets, N-times oversampling measurement can also be performed for the discrete signals. With the oversampling measurement, the frequency spectra of the signal components of the discrete signals are maintained, and only the frequency spectrum of a noise component due to a quantization error increases to a high-frequency band, thereby reducing a noise component per unit frequency. Therefore, removing a high-frequency component from a measurement result from each measuring circuit using a low-pass filter (502) makes it possible to improve the signal-to-noise ratio of the measurement result as compared with a case in which no oversampling is performed.Type: GrantFiled: September 28, 2006Date of Patent: August 23, 2011Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Patent number: 7911220Abstract: An objective is to provide a semiconductor integrated circuit apparatus capable of analyzing factors that exert an influence upon an actual operation of a semiconductor integrated circuit that is actually working, and further of reducing its factors. A semiconductor integrated circuit that is an object of measurement, and a measurement circuit for measuring a physical amount, which exerts an influence upon the actual operation of the semiconductor integrated circuit, such as jitter or noise jitter, and noise of this semiconductor integrated circuit are configured on an identical chip. Also, a measurement result of the measurement circuit of the present invention is analyzed, and is fed back to a circuit for adjusting the semiconductor integrated circuit that is an object of measurement.Type: GrantFiled: August 30, 2006Date of Patent: March 22, 2011Assignee: NEC CorporationInventors: Makoto Takamiya, Masayuki Mizuno
-
Patent number: 7908538Abstract: Disclosed is a semiconductor integrated circuit including a first storage circuit and a second storage circuit that respectively store logic levels of an input to the delay circuit and an output of the delay circuit when a logic level of a clock line is changed, and a determination circuit that determines whether or not the results of the first storage circuit and the second storage circuit coincide or not. Even if a transistor or a wiring that constitutes the semiconductor integrated circuit has been degraded due to secular change or the like, a possibility of an anomaly or a failure in one of the operation circuits caused by the degradation can be predicted before the anomaly or the failure occurs.Type: GrantFiled: August 9, 2007Date of Patent: March 15, 2011Assignee: NEC CorporationInventors: Masayuki Mizuno, Toru Nakura, Koichi Nose
-
Patent number: 7893742Abstract: A clock signal dividing circuit in which a dividing ratio is regulated by N/M (M and N are positive integers and satisfy M>N) includes: a variable delay circuit which gives a predetermined delay amount based on a control value to an input clock signal CKI to output an output clock signal CKO; and a variable delay control circuit which cumulatively adds values obtained by subtracting N from M every cycle of the input clock signal CKI, when the addition result is N or more, performs a calculation which subtracts N from the addition result to obtain a calculation result K, and calculates, to a maximum delay amount in the variable delay circuit corresponding to one cycle of the input clock signal CKI, a control value corresponding to a delay amount of K/N of the maximum delay amount to give the control value to the variable delay circuit.Type: GrantFiled: October 26, 2007Date of Patent: February 22, 2011Assignee: NEC CorporationInventors: Atsufumi Shibayama, Koichi Nose, Masayuki Mizuno
-
Patent number: 7893711Abstract: In a program circuit that can reduce exhaustion of a switching element that uses oxidation-reduction reactions of an electrolyte material, a voltage source (106) applies voltage to a switching element (100), a measurement circuit (107) measures a parameter that changes in accordance with the resistance value of the switching element (100), and a control circuit (104) causes the voltage source (106) to apply voltage to the switching element (100) while progressively increasing the voltage. The control circuit (104) further causes the voltage source (106) to halt the application of voltage when the parameter measured by the measurement circuit (107) reaches a prescribed value.Type: GrantFiled: October 24, 2006Date of Patent: February 22, 2011Assignee: NEC CorporationInventors: Shunichi Kaeriyama, Masayuki Mizuno
-
Publication number: 20110012228Abstract: A plurality of semiconductor chips are juxtaposed, each having an electromagnetic induction coil disposed thereon. A signal is transmitted by way of electromagnetic induction between the electromagnetic induction coils disposed on a pair of adjacent semiconductor chips.Type: ApplicationFiled: February 20, 2009Publication date: January 20, 2011Applicant: NEC CorporationInventors: Yoshihiro Nakagawa, Koichiro Noguchi, Yoshio Kameda, Masayuki Mizuno
-
Patent number: 7872524Abstract: [Problems] to provide a CMOS low-noise amplification circuit which can reduce a chip area and design time, and which is easy to be digital-controlled from outside. [Means For Solving the Problems] The amplification circuit includes; an amplification stage (12) which amplifies an input signal up to an intended value; a sample and hold circuit (13) which samples the output signal from the amplification stage (12) by sampling the output signal with a sampling frequency which is at least twice the frequency band of the output signal to convert the output signal to a discrete time signal; a moving average calculation unit (15) which selects and outputs a particular frequency from the discrete time signal outputted from the sample and hold circuit (13) by a moving average operation; and a smoothing filter (17) which smoothes the output signal from the moving average calculation unit (15) and feed it back to the input of the amplification stage (12).Type: GrantFiled: September 13, 2007Date of Patent: January 18, 2011Assignee: NEC CorporationInventors: Haruya Ishizaki, Masayuki Mizuno
-
Publication number: 20110006443Abstract: Disclosed is a semiconductor device composed of a plurality of semiconductor integrated circuits and a plurality of coils. During the production process of the semiconductor device, the plurality of coils are so arranged that the coil surfaces are generally perpendicular to the front surface of a chip of the semiconductor integrated circuits wherein metal films are laminated. A signal is transmitted between a pair of adjacent coils among the plurality of coils.Type: ApplicationFiled: February 19, 2009Publication date: January 13, 2011Applicant: NEC CORPORATIONInventors: Koichiro Noguchi, Yoshio Kameda, Yoshihiro Nakagawa, Masayuki Mizuno
-
Publication number: 20110007554Abstract: A programmable semiconductor device has a switch element in an interconnection layer, wherein in at least one of the inside of a via, interconnecting a wire of a first interconnection layer and a wire of a second interconnection layer, a contact part of the via with the wire of the first interconnection layer and a contact part of the via with the wire of the second interconnection layer, there is provided a variable electrical conductivity member, such as a member of an electrolyte material. The via is used as a variable electrical conductivity type switch element or as a variable resistance device having a contact part with the wire of the first interconnection layer as a first terminal and having a contact part with the wire of the second interconnection layer as a second terminal.Type: ApplicationFiled: September 14, 2010Publication date: January 13, 2011Applicant: NEC CORPORATIONInventors: Shunichi KAERIYAMA, Masayuki MIZUNO
-
Patent number: 7847595Abstract: A control signal input circuit for supplying control signals to a plurality of controlled circuits comprises N pieces of control signal preservation/output circuits provided one by one corresponding to plural-bit signals for delivering input data as it is when a trigger signal is at a first level, and holding previously delivered output data when the trigger signal is at a second level, and a controlled circuit selector circuit for setting the trigger signal for S pieces of the control signal preservation/output circuits to the first level, and setting the trigger signal for the rest of the control signal preservation/output circuits to the second level.Type: GrantFiled: January 26, 2007Date of Patent: December 7, 2010Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Publication number: 20100283497Abstract: A semiconductor test apparatus, semiconductor device, and test method are provided that enable the realization of a high-speed delay test. Semiconductor test apparatuses (1a-1c) include: flip-flops (11) each provided with first input terminal SI, second input terminal D, mode terminal SE that accepts a mode signal indicating either a first mode or a second mode, clock terminal CK that accepts a clock signal, and output terminal Q, the flip-flops (11) selecting first input terminal SI when the mode signal indicates the first mode, selecting second input terminal D when the mode signal indicates the second mode, and holding information being received by the input terminal that was selected based on the mode signal in synchronization with the clock signal and supplying as output from output terminal Q; and hold unit 12 that holds a set value and that provides the set value to first input terminal SI.Type: ApplicationFiled: December 16, 2008Publication date: November 11, 2010Applicants: NEC CORPORATION, RENESAS ELECTRONICS CORPORATIONInventors: Koichiro Noguchi, Yoshio Kameda, Koichi Nose, Masayuki Mizuno, Toshinobu Ono
-
Patent number: 7825408Abstract: A programmable semiconductor device has a switch element in an interconnection layer, wherein in at least one of the inside of a via, interconnecting a wire of a first interconnection layer and a wire of a second interconnection layer, a contact part of the via with the wire of the first interconnection layer and a contact part of the via with the wire of the second interconnection layer, there is provided a variable electrical conductivity member, such as a member of an electrolyte material. The via is used as a variable electrical conductivity type switch element or as a variable resistance device having a contact part with the wire of the first interconnection layer as a first terminal and having a contact part with the wire of the second interconnection layer as a second terminal.Type: GrantFiled: August 21, 2008Date of Patent: November 2, 2010Assignee: NEC CorporationInventors: Shunichi Kaeriyama, Masayuki Mizuno
-
Publication number: 20100272149Abstract: Current reading means detects an output current of a current source whose output current varies with a variation in temperature and outputs a value proportional to the output current. The temperature of the current source corresponding to the output value of the current reading means which is proportional to the output current of the current source is measured, and a parameter for converting the output value to temperature information is determined from the output value of the current reading means and the measured value of the temperature of the current source corresponding to the output value. The output value of the current reading means is converted to the temperature information using the determined parameter.Type: ApplicationFiled: November 27, 2008Publication date: October 28, 2010Inventors: Eisuke Saneyoshi, Koichi Nose, Mikihiro Kajita, Masayuki Mizuno
-
Patent number: 7821249Abstract: A phase difference measuring device according to this invention has an object of shortening the measuring time, and includes a plurality of phase difference measuring circuits (104, 105, 106) formed in a row, and phase difference conversion circuits (101, 102, 103) each connected between adjacent phase difference measuring circuits. The phase difference measuring circuit receives first and second signals, respectively gives the first and second signals first and second delay amounts cumulatively a plurality of number of times, and, whenever giving the delay amounts, compares the phases of the first and second signals given the delay amounts, thereby determining which one of the phases leads the other.Type: GrantFiled: September 28, 2006Date of Patent: October 26, 2010Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Publication number: 20100259292Abstract: A semiconductor integrated circuit device includes: a normal output signal counter that counts number of times a normal output signal is output by the circuit under test in response to a preset one of the input signals of the input signal set, in case where a circuit under test repeats processing on each of one or more input signals of an input signal set sequentially, a plural number of times.Type: ApplicationFiled: November 21, 2008Publication date: October 14, 2010Inventors: Koichi Nose, Masayuki Mizuno
-
Publication number: 20100251046Abstract: Disclosed is a semiconductor integrated circuit including a first storage circuit and a second storage circuit that respectively store logic levels of an input to the delay circuit and an output of the delay circuit when a logic level of a clock line is changed, and a determination circuit that determines whether or not the results of the first storage circuit and the second storage circuit coincide or not. Even if a transistor or a wiring that constitutes the semiconductor integrated circuit has been degraded due to secular change or the like, a possibility of an anomaly or a failure in one of the operation circuits caused by the degradation can be predicted before the anomaly or the failure occurs.Type: ApplicationFiled: August 9, 2007Publication date: September 30, 2010Inventors: Masayuki Mizuno, Toru Nakura, Koichi Nose
-
Patent number: 7786746Abstract: A semiconductor integrated circuit apparatus, and more particularly a technology for measuring and managing a physical amount of factors that exert an influence upon an operation of a semiconductor integrated circuit is provided; more particularly, a semiconductor integrated circuit that is an object of measurement, and a measurement circuit which measures a physical factor that exerts an influence upon the actual operation of the semiconductor integrated circuit, such as jitter or noise jitter, and noise of this semiconductor integrated circuit are provided on an identical chip; also, a measurement result of the measurement circuit of the present invention is analyzed, and is fed back to a circuit for adjusting the semiconductor integrated circuit that is the object of measurement.Type: GrantFiled: August 30, 2007Date of Patent: August 31, 2010Assignee: NEC CorporationInventors: Makoto Takamiya, Masayuki Mizuno
-
Patent number: 7760819Abstract: In a wireless receiver that receives an electric signal that has undergone digital modulation, a sample-hold circuit converts a wireless modulated signal, which is a continuous time signal, to a discrete time signal, and the frequency band is converted and selected by means of a band-pass filter. A demodulation circuit carries out demodulation based on the instantaneous value of the voltage amplitude of the modulated signal. A shut-down circuit further effects adaptive control of the circuit shut-down time to minimize the circuit activation time while ensuring that the demodulation error rate of the demodulated baseband signal satisfies a value stipulated by the communication standard.Type: GrantFiled: October 27, 2005Date of Patent: July 20, 2010Assignee: NEC CorporationInventors: Haruya Ishizaki, Masayuki Mizuno