Patents by Inventor Mayank Raj
Mayank Raj has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11769710Abstract: Some examples described herein provide for a heterogeneous integration module (HIM) that includes a thermal management apparatus. In an example, an apparatus (e.g., a HIM) includes a wiring substrate, a first component, a second component, and a thermal management apparatus. The first component and the second component are communicatively coupled together via the wiring substrate. The thermal management apparatus is in thermal communication with the first component and the second component. The thermal management apparatus has a first thermal energy flow path for dissipating thermal energy generated by the first component and has a second thermal energy flow path for dissipating thermal energy generated by the second component. The first thermal energy flow path has a lower thermal resistivity than the second thermal energy flow path.Type: GrantFiled: March 27, 2020Date of Patent: September 26, 2023Assignee: XILINX, INC.Inventors: Gamal Refai-Ahmed, Suresh Ramalingam, Ken Chang, Mayank Raj, Chuan Xie, Yohan Frans
-
Publication number: 20230191167Abstract: An oxygen system for an aircraft may comprise: a chemical oxygen generator; an oxygen mask; and a tube assembly extending from the chemical oxygen generator to the oxygen mask, the tube assembly comprising a first tube and a second tube, the first tube defining a fluid conduit that fluidly couples the chemical oxygen generator to the oxygen mask in response to being in use, the second tube configured to house a plurality of lights therein.Type: ApplicationFiled: April 12, 2022Publication date: June 22, 2023Applicant: B/E AEROSPACE, INC.Inventors: BHASKARA CHIKKANAYAKANAHALLI PUTTASWAMAIAH, MAYANK RAJ
-
Patent number: 11668874Abstract: Disclosed herein is an optical filter configured for wavelength division and multiplexing capable of transmitting and receiving signals. The optical filter includes an optical waveguide configured to receive at an input multiple signals with different wavelengths. The optical filter includes a plurality of channels coupled at different locations along a length of the optical waveguide. Each of the plurality of channels is configured to transmit a respective one of the multiple signals. A number of ring filter stages in a first channel of the plurality of channels that is closer to the input of the optical waveguide is greater than a second channel in the plurality of channels further away from the input of the optical waveguide.Type: GrantFiled: March 21, 2022Date of Patent: June 6, 2023Assignee: XILINX, INC.Inventors: Zhaoyin Daniel Wu, Chuan Xie, Mayank Raj, Parag Upadhyaya
-
Publication number: 20220391386Abstract: Improved systems and methods for database analysis are described herein. A method includes generating a graph-based ontological data structure including nodes connected by edges in a low-latency database analysis system, wherein a respective node represents an object in the low-latency database analysis system, and wherein the respective node comprises a body comprising content of the respective object and a header comprising information about the object, receiving a modification request to the graph-based ontological data structure, wherein the modification request comprises data representing a change to the graph-based ontological data structure is received from a component of the low-latency database analysis system, verifying that the change clears conflicts, and applying the change to the graph-based ontological data structure after verifying that the change clears conflicts.Type: ApplicationFiled: August 2, 2022Publication date: December 8, 2022Inventors: Satyam Shekhar, Naresh Kumar, Nitish Rajguru, Mayank Raj, Priyendra Singh Deshwal
-
Patent number: 11469877Abstract: Some examples described herein provide an integrated circuit comprising an auxiliary clock and data recovery (CDR) circuitry. The CDR circuitry is configured to oversample an incoming data signal and generate a locked clock signal. The auxiliary CDR circuitry may comprise a phase-locked loop (PLL) configured to receive the incoming data signal and generate the locked clock signal. The PLL may comprise a phase detector (PD) configured to receive the incoming data signal and capture a number of samples of the incoming data signal in response to a number of adjacent clock signals and minimum data transition thresholds implemented by an intersymbol interference (ISI) filter, the minimum data transition thresholds identifying minimum data transitions in the incoming data signal.Type: GrantFiled: August 12, 2021Date of Patent: October 11, 2022Assignee: XILINX, INC.Inventors: Mayank Raj, Parag Upadhyaya
-
Patent number: 11416477Abstract: Improved systems and methods for database analysis are described herein. A method includes generating a graph-based ontological data structure including nodes connected by edges in a low-latency database analysis system, wherein each node represents a respective analytical-object in the low-latency database analysis system, maintaining versions for each of the nodes in the graph-based ontological data structure, maintaining versions for each of the edges in the graph-based ontological data structure, maintaining a transaction log for each transaction with respect to the graph-based ontological data structure, reverting to an earlier version of at least a portion of the graph-based ontological data structure using the transaction log, versioned nodes, and versioned edges in response to an event, and outputting a version of the graph-based ontological data structure in a defined form for presentation to a user or for use by a client.Type: GrantFiled: November 13, 2019Date of Patent: August 16, 2022Assignee: ThoughtSpot, Inc.Inventors: Satyam Shekhar, Naresh Kumar, Nitish Rajguru, Mayank Raj, Priyendra Singh Deshwal
-
Patent number: 11190172Abstract: Examples described herein generally relate to integrated circuits that include a latch-based level shifter circuit with self-biasing. In an example, an integrated circuit includes first and second latches and an output stage circuit. Each of the first and second latches includes a bias circuit electrically connected to a respective latch node and configured to provide a bias voltage at the respective latch node, which is electrically coupled to a signal input node. The output stage circuit has first and second input nodes electrically connected to first and second output nodes of the first and second latches, respectively, and a third output node. The output stage circuit is configured to responsively pull up and pull down a voltage of the third output node in response to respective voltages of the first and second input nodes.Type: GrantFiled: September 24, 2020Date of Patent: November 30, 2021Assignee: XILINX, INC.Inventors: Mayank Raj, Parag Upadhyaya
-
Publication number: 20210305127Abstract: Some examples described herein provide for a heterogeneous integration module (HIM) that includes a thermal management apparatus. In an example, an apparatus (e.g., a HIM) includes a wiring substrate, a first component, a second component, and a thermal management apparatus. The first component and the second component are communicatively coupled together via the wiring substrate. The thermal management apparatus is in thermal communication with the first component and the second component. The thermal management apparatus has a first thermal energy flow path for dissipating thermal energy generated by the first component and has a second thermal energy flow path for dissipating thermal energy generated by the second component. The first thermal energy flow path has a lower thermal resistivity than the second thermal energy flow path.Type: ApplicationFiled: March 27, 2020Publication date: September 30, 2021Inventors: Gamal REFAI-AHMED, Suresh RAMALINGAM, Ken CHANG, Mayank RAJ, Chuan XIE, Yohan FRANS
-
Patent number: 11107770Abstract: An improved chip package, and methods for fabricating the same are provided that utilize two tier packaging of an optical die and another die commonly disposed over a substrate. In one example, a chip package is provided that includes an optical die, a core die, and an electrical/optical interface die are all disposed over a common substrate. In one example, a first routing region is provided between the core and electrical/optical interface dies, a second routing region is provided between the electrical/optical interface die and the optical dies, and a third routing region is disposed between the substrate and the core and electrical/optical interface dies.Type: GrantFiled: June 27, 2019Date of Patent: August 31, 2021Assignee: XILINX, INC.Inventors: Suresh Ramalingam, Kun-Yung Chang, Yohan Frans, Chuan Xie, Mayank Raj
-
Patent number: 11005572Abstract: Examples described herein generally relate to a temperature-locked loop for optical elements. In an example, a device includes a controller and a digital-to-analog converter (DAC). The controller includes a DC-controllable transimpedance stage (DCTS), a slicer circuit, and a processor. The DCTS is configured to be coupled to a photodiode. An input node of the slicer circuit is coupled to an output node of the DCTS. The processor has an input node coupled to an output node of the slicer circuit. The DAC has an input node coupled to an output node of the processor and is configured to be coupled to a heater. The processor is configured to control (i) the DCTS to reduce a DC component of a signal on the output node of the DCTS and (ii) an output voltage on the output node of the DAC, both based on a signal output by the slicer circuit.Type: GrantFiled: November 9, 2020Date of Patent: May 11, 2021Assignee: XILINX, INC.Inventors: Ping Chuan Chiang, Mayank Raj, Chuan Xie, Stanley Y. Chen, Sandeep Kumar, Sukruth Pattanagiri, Parag Upadhyaya, Yohan Frans
-
Patent number: 10868663Abstract: Apparatus and associated methods relate to implementing an analog auxiliary clock and data recovery (CDR) path to provide a high bandwidth CDR in a transceiver that supports both PAM4 and NRZ signaling. In an illustrative example, the auxiliary CDR path may include a phase-frequency detector (PFD)-based phase-locked loop (PLL) and a phase detector (PD)-based PLL. When the PFD-based PLL is locked to a reference clock signal of the transceiver, the PFD-based PLL may be then disabled and the PD-based PLL may be then enabled. Implementing the auxiliary CDR path may advantageously enable the transceiver to implement much larger parts per million (ppm) acquisition and tracking, and thus enable the transceiver to advantageously support new standards such as Peripheral Component Interconnect Express (PCIe) 5.0 and PCIe 6.0, for example.Type: GrantFiled: May 8, 2020Date of Patent: December 15, 2020Assignee: XILINX, INC.Inventors: Didem Z. Turker Melek, Mayank Raj, Adebabay M. Bekele, Parag Upadhyaya, Yohan Frans
-
Patent number: 10797658Abstract: An optical receiver circuit is disclosed, including a photodiode, an output terminal, a first amplifier stage, and an electrostatic discharge (ESD) protection circuit. The photodiode may generate a receiver current based on received optical signals. The first amplifier stage may be coupled between the photodiode and the output terminal and include a first inductor coupled between the photodiode and an input of a first inverter, and a second inductor coupled between the input of the first inverter and a first resistor. The first resistor may be coupled between the second inductor and an output of the first inverter. ESD protection circuit may be coupled to the input of the first inverter. The output terminal may generate an output signal based at least in part on the output of the first inverter.Type: GrantFiled: July 29, 2019Date of Patent: October 6, 2020Assignee: Xilinx, Inc.Inventor: Mayank Raj
-
Publication number: 20200287551Abstract: A phase locked loop (PLL) circuit includes a voltage controlled oscillator (VCO), a first loop circuit, and a second loop circuit. The first loop circuit includes a first loop filter configured to receive a first signal based on a feedback signal from the VCO and provide a first VCO frequency control signal to the VCO. The second loop circuit includes a compensation circuit configured to receive a reference signal and the first signal, and provide a second VCO frequency control signal to the VCO.Type: ApplicationFiled: March 4, 2019Publication date: September 10, 2020Applicant: Xilinx, Inc.Inventors: Mayank Raj, Didem Z. Turker Melek, Parag Upadhyaya, Yohan Frans, Kun-Yung Chang
-
Patent number: 10749532Abstract: A phase locked loop (PLL) circuit includes a voltage controlled oscillator (VCO), a first loop circuit, and a second loop circuit. The first loop circuit includes a first loop filter configured to receive a first signal based on a feedback signal from the VCO and provide a first VCO frequency control signal to the VCO. The second loop circuit includes a compensation circuit configured to receive a reference signal and the first signal, and provide a second VCO frequency control signal to the VCO.Type: GrantFiled: March 4, 2019Date of Patent: August 18, 2020Assignee: Xilinx, Inc.Inventors: Mayank Raj, Didem Z. Turker Melek, Parag Upadhyaya, Yohan Frans, Kun-Yung Chang
-
Patent number: 10743234Abstract: In one embodiment, a method includes receiving, from a sender node associated with a mesh network, a request to send a message to one or more recipient nodes, the wireless mesh network comprising a plurality of nodes, detecting a triggering condition associated with the wireless mesh network, predicting a routing path from the sender node to each of the one or more recipient nodes via the wireless mesh network through one or more relay nodes of the plurality of nodes based on proximity information and network information associated with the mesh network, and sending the message to the one or more recipient nodes via the one or more relay nodes of the wireless mesh network.Type: GrantFiled: January 5, 2018Date of Patent: August 11, 2020Assignee: Facebook, Inc.Inventors: Sai Sri Sathya, Ramesh Raskar, Mayank Raj, Pritesh Sankhe
-
Publication number: 20200151166Abstract: Improved systems and methods for database analysis are described herein. A method includes generating a graph-based ontological data structure including nodes connected by edges in a low-latency database analysis system, wherein each node represents a respective analytical-object in the low-latency database analysis system, maintaining versions for each of the nodes in the graph-based ontological data structure, maintaining versions for each of the edges in the graph-based ontological data structure, maintaining a transaction log for each transaction with respect to the graph-based ontological data structure, reverting to an earlier version of at least a portion of the graph-based ontological data structure using the transaction log, versioned nodes, and versioned edges in response to an event, and outputting a version of the graph-based ontological data structure in a defined form for presentation to a user or for use by a client.Type: ApplicationFiled: November 13, 2019Publication date: May 14, 2020Inventors: Satyam Shekhar, Naresh Kumar, Nitish Rajguru, Mayank Raj, Priyendra Singh Deshwal
-
Patent number: 10367591Abstract: An optical driver is disclosed, including a PMOS pull-up circuit, an NMOS pull-down circuit, and an inductive circuit. The PMOS pull-up circuit may include a first terminal to receive a first input signal based on a received data signal, and a P output terminal coupled to the inductive circuit. The NMOS pull-down circuit may include a second input terminal to receive a second input signal based on the received data signal, and an N output terminal coupled to the inductive circuit. The inductive circuit may include an L output terminal to output an output signal, a P coil coupled between the P output terminal and the L output terminal, and an N coil coupled between the N output terminal and the L output terminal.Type: GrantFiled: January 4, 2018Date of Patent: July 30, 2019Assignee: XILINX, INC.Inventor: Mayank Raj
-
Publication number: 20190215753Abstract: In one embodiment, a method includes receiving, from a sender node associated with a mesh network, a request to send a message to one or more recipient nodes, the wireless mesh network comprising a plurality of nodes, detecting a triggering condition associated with the wireless mesh network, predicting a routing path from the sender node to each of the one or more recipient nodes via the wireless mesh network through one or more relay nodes of the plurality of nodes based on proximity information and network information associated with the mesh network, and sending the message to the one or more recipient nodes via the one or more relay nodes of the wireless mesh network.Type: ApplicationFiled: January 5, 2018Publication date: July 11, 2019Inventors: Sai Sri Sathya, Ramesh Raskar, Mayank Raj, Pritesh Sankhe
-
Publication number: 20190207687Abstract: An optical driver is disclosed, including a PMOS pull-up circuit, an NMOS pull-down circuit, and an inductive circuit. The PMOS pull-up circuit may include a first terminal to receive a first input signal based on a received data signal, and a P output terminal coupled to the inductive circuit. The NMOS pull-down circuit may include a second input terminal to receive a second input signal based on the received data signal, and an N output terminal coupled to the inductive circuit. The inductive circuit may include an L output terminal to output an output signal, a P coil coupled between the P output terminal and the L output terminal, and an N coil coupled between the N output terminal and the L output terminal.Type: ApplicationFiled: January 4, 2018Publication date: July 4, 2019Applicant: Xilinx, Inc.Inventor: Mayank Raj
-
Patent number: 10014868Abstract: An example phase interpolator includes: a ring oscillator having a plurality of delay stages and a plurality of injection switches, each of the plurality of injection switches responsive to a differential reference clock signal and a first differential control signal; a supply control circuit configured to provide a regulated supply voltage to the ring oscillator in response to a first component of a second differential control signal; and a ground control circuit configured to provide a regulated ground voltage to the ring oscillator in response to a second component of the second differential control signal.Type: GrantFiled: March 31, 2017Date of Patent: July 3, 2018Assignee: XILINX, INC.Inventor: Mayank Raj