Patents by Inventor Melvin L. Hagge
Melvin L. Hagge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240187016Abstract: A SAR ADC may include a plurality of capacitor networks, wherein each capacitor network of the a plurality of capacitor networks has a plurality of sampling capacitors for sampling over a plurality of sampling sub-phases an analog input signal to the SAR ADC and at least one non-sampling capacitor. The SAR ADC may also include a DAC comprising a plurality of sub-DACs including at least a first sub-DAC representing most significant bits of an output of the SAR ADC, wherein the output of the first sub-DAC is coupled to the sampling capacitors of the plurality of capacitor networks and a second sub-DAC representing bits of the output of the SAR ADC lesser in magnitude significance than those of the first sub-DAC, wherein the output of the second sub-DAC is coupled to a respective one of at least one non-sampling capacitor of each of the plurality of capacitor networks.Type: ApplicationFiled: January 18, 2023Publication date: June 6, 2024Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Vamsikrishna PARUPALLI, Mikel ASH, Jianping WEN, Melvin L. HAGGE
-
Patent number: 7706438Abstract: A pulse width modulation system including a pulse width modulation stage for generating a pulse width modulated signal in response to an input signal and an other pulse width modulation stage for generating an other pulse width modulated signal in response to an other input signal. Additional circuitry ensures that transitions of the pulse width modulated signal and the other pulse width modulated signal are spaced in time by a selected amount for small levels of the input signal.Type: GrantFiled: January 29, 2004Date of Patent: April 27, 2010Assignee: Cirrus Logic, Inc.Inventors: Johann Guy Gaboriau, John Laurence Melanson, Lingli Zhang, Melvin L. Hagge
-
Patent number: 7308027Abstract: A pulse width modulation circuit for driving a full-bridge output load includes a pulse width modulation stage for generating, from an input data stream, a pulse width modulated data stream for driving a terminal of a full-bridge output load and another pulse width modulated data stream for driving another terminal of the full bridge output load. A delay circuit delays the another pulse width modulated data stream relative to the pulse width modulated data stream such that edges of the another pulse width modulated data stream and edges of the pulse width modulated data stream are temporally spaced.Type: GrantFiled: April 21, 2004Date of Patent: December 11, 2007Assignee: Cirrus Logic, Inc.Inventors: Johann Guy Gaboriau, Melvin L. Hagge, Lingli Zhang, John Laurence Melanson
-
Patent number: 7167118Abstract: A centered-pulse consecutive edge modulation (CEM) method and apparatus provides a pulse output that advantageously exploits the full edge update rate of the CEM while providing substantially centered pulses. The method and apparatus also operate without substantial delay in the input control path. The apparatus includes a delta-sigma noise shaping modulator followed by a CEM that receives an output of the delta-sigma modulator quantizer. A non-linear correction signal is applied with polarity alternating at each edge and is applied to the quantizer input or is designed into the quantizer transfer function. The non-linear correction signal compensates for the noise-shaping modulator output such that the expected rising edge and falling edge widths of the CEM output pulses are substantially equal with respect to a DC input to the delta-sigma modulator.Type: GrantFiled: December 8, 2005Date of Patent: January 23, 2007Assignee: Cirrus Logic, Inc.Inventors: John L. Melanson, Melvin L. Hagge, Brian David Trotter
-
Patent number: 6828864Abstract: A loop filter device and method for implementing a loop filter for a phase locked loop (“PLL”) circuit, which locks a frequency of a signal to a reference frequency, are disclosed. The loop filter includes a proportional path circuit and an integral path circuit. The proportional path circuit receives a charge pump output and determines and holds a charge to be directed to or taken from a PLL circuit throughout an update period based on a detected phase difference for the update period for locking a frequency of a signal for a PLL circuit to a reference frequency. The integral path circuit is coupled to the proportional path circuit, and the integral path circuit receives another charge pump output and tracks a total charge level for the PLL circuit based on phase differences for present and prior update periods.Type: GrantFiled: July 3, 2003Date of Patent: December 7, 2004Assignee: Cirrus Logic, Inc.Inventors: Adrian Maxim, Baker Scott, III, Edmund M. Schneider, Melvin L. Hagge
-
Publication number: 20040095196Abstract: A loop filter device and method for implementing a loop filter for a phase locked loop (“PLL”) circuit, which locks a frequency of a signal to a reference frequency, are disclosed. The loop filter includes a proportional path circuit and an integral path circuit. The proportional path circuit receives a charge pump output and determines and holds a charge to be directed to or taken from a PLL circuit throughout an update period based on a detected phase difference for the update period for locking a frequency of a signal for a PLL circuit to a reference frequency. The integral path circuit is coupled to the proportional path circuit, and the integral path circuit receives another charge pump output and tracks a total charge level for the PLL circuit based on phase differences for present and prior update periods.Type: ApplicationFiled: July 3, 2003Publication date: May 20, 2004Inventors: Adrian Maxim, Baker Scott, Edmund M. Schneider, Melvin L. Hagge
-
Patent number: 6690240Abstract: A loop filter device and method for implementing a loop filter for a phase locked loop (“PLL”) circuit, which locks a frequency of a signal to a reference frequency, are disclosed. The loop filter includes a proportional path circuit and an integral path circuit. The proportional path circuit receives a charge pump output and determines and holds a charge to be directed to or taken from a PLL circuit throughout an update period based on a detected phase difference for the update period for locking a frequency of a signal for a PLL circuit to a reference frequency. The integral path circuit is coupled to the proportional path circuit, and the integral path circuit receives another charge pump output and tracks a total charge level for the PLL circuit based on phase differences for present and prior update periods.Type: GrantFiled: January 10, 2002Date of Patent: February 10, 2004Assignee: Cirrus Logic, Inc.Inventors: Adrian Maxim, Baker Scott, III, Edmund M. Schneider, Melvin L. Hagge
-
Publication number: 20030128074Abstract: A loop filter device and method for implementing a loop filter for a phase locked loop (“PLL”) circuit, which locks a frequency of a signal to a reference frequency, are disclosed. The loop filter includes a proportional path circuit and an integral path circuit. The proportional path circuit receives a charge pump output and determines and holds a charge to be directed to or taken from a PLL circuit throughout an update period based on a detected phase difference for the update period for locking a frequency of a signal for a PLL circuit to a reference frequency. The integral path circuit is coupled to the proportional path circuit, and the integral path circuit receives another charge pump output and tracks a total charge level for the PLL circuit based on phase differences for present and prior update periods.Type: ApplicationFiled: January 10, 2002Publication date: July 10, 2003Inventors: Adrian Maxim, Baker Scott, Edmund M. Schneider, Melvin L. Hagge
-
Patent number: 4501978Abstract: A voltage dropping element is connected in series with the conduction paths of first and second IGFETs, of complementary conductivity, between first and second terminals coupled to first (e.g. 5 volts) and second (e.g. 0 volt) voltage levels, respectively. The gates of the IGFETs are connected to an input terminal to which is applied TTL level signals (e.g. 0.4 to 2.4 volts) and their drains are connected to an output node. When the "high" TTL level (e.g. 2.4 volt) is present, the voltage dropping element reduces the effective gate-to-source voltage (V.sub.GS) of the first IGFET, reducing its conductivity, increasing its effective impedance substantially, and enabling the second IGFET to drive the output node to the second voltage level with little power dissipation. When the "low" TTL input (e.g. 0.4 volt) is present, the second IGFET is turned-off while the first IGFET is turned-on, driving the output node to the voltage at the first power terminal less the voltage drop of the voltage dropping element.Type: GrantFiled: November 24, 1982Date of Patent: February 26, 1985Assignee: RCA CorporationInventors: Carmine J. Gentile, Melvin L. Hagge, Robert C. Croes