Patents by Inventor Meng-Hung Chen
Meng-Hung Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12003239Abstract: A flip-flop circuit configured to latch an input signal to an output signal is disclosed. The circuit includes a first latch circuit; and a second latch circuit coupled to the first latch circuit. In some embodiments, in response to a clock signal, the first and second latch circuits are complementarily activated so as to latch the input signal to the output signal, and the first and second latch circuits each comprises at most two transistors configured to receive the clock signal.Type: GrantFiled: October 28, 2022Date of Patent: June 4, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Chia Lai, Meng-Hung Shen, Chi-Lin Liu, Stefan Rusu, Yan-Hao Chen, Jerry Chang-Jui Kao
-
Publication number: 20240178095Abstract: A semiconductor device includes a substrate, a first device, a second device, a ring structure, a lid structure, and a first adhesive layer. The first device is disposed on the substrate. The second device is adjacent to the first device and is disposed on the substrate. The ring structure is disposed over the substrate and the second device. The ring structure includes a cover and a leg extending out from the cover. The cover has a through opening. The lid structure is disposed over the ring structure and the first device. The lid structure includes a body and a protrusion protruding from the body. The protrusion of the lid structure is inserted into the through opening of the cover of the ring structure. The first adhesive layer is disposed between the body of the lid structure and the cover of the ring structure and includes phase change thermal interface material.Type: ApplicationFiled: February 10, 2023Publication date: May 30, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wensen Hung, Tsung-Yu Chen, Meng-Tsan Lee
-
Publication number: 20240173819Abstract: A wafer grinding parameter optimization method and an electronic device are provided. The method includes the following. A natural frequency of a grinding wheel spindle of wafer processing equipment is obtained, and a grinding stability lobe diagram is generated accordingly. A grinding speed is selected based on a speed range of the grinding wheel spindle. Multiple grinding parameter combinations are determined based on the grinding speed. Multiple grinding simulation result combinations corresponding to the grinding parameter combinations are generated. A specific grinding parameter combination is selected based on each of the grinding simulation result combinations, and the wafer processing equipment is set accordingly.Type: ApplicationFiled: September 12, 2023Publication date: May 30, 2024Applicant: GlobalWafers Co., Ltd.Inventors: Chih-Chun Cheng, Wen-Nan Cheng, Meng-Bi Lin, Chi-Feng Li, Tzu-Fan Chiang, Wei-Jen Chen, Chien Hung Chen, Hsiu Chi Liang, Ying-Ru Shih
-
Patent number: 11973027Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device includes a substrate, a gate structure, a dielectric structure and a contact structure. The substrate has source/drain (S/D) regions. The gate structure is on the substrate and between the S/D regions. The dielectric structure covers the gate structure. The contact structure penetrates through the dielectric structure to connect to the S/D region. A lower portion of a sidewall of the contact structure is spaced apart from the dielectric structure by an air gap therebetween, while an upper portion of the sidewall of the contact structure is in contact with the dielectric structure.Type: GrantFiled: March 23, 2022Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei-Yu Chou, Jr-Hung Li, Liang-Yin Chen, Su-Hao Liu, Tze-Liang Lee, Meng-Han Chou, Kuo-Ju Chen, Huicheng Chang, Tsai-Jung Ho, Tzu-Yang Ho
-
Patent number: 11955460Abstract: In accordance with some embodiments, a package-on-package (PoP) structure includes a first semiconductor package having a first side and a second side opposing the first side, a second semiconductor package having a first side and a second side opposing the first side, and a plurality of inter-package connector coupled between the first side of the first semiconductor package and the first side of the second semiconductor package. The PoP structure further includes a first molding material on the second side of the first semiconductor package. The second side of the second semiconductor package is substantially free of the first molding material.Type: GrantFiled: October 5, 2020Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Da Tsai, Meng-Tse Chen, Sheng-Feng Weng, Sheng-Hsiang Chiu, Wei-Hung Lin, Ming-Da Cheng, Ching-Hua Hsieh, Chung-Shi Liu
-
Patent number: 11950016Abstract: The present invention provides a control method of a receiver. The control method includes the steps of: when the receiver enters a sleep/standby mode, continually detecting an auxiliary signal from an auxiliary channel to generate a detection result; and if the detection result indicates that the auxiliary signal has a preamble or a specific pattern, generating a wake-up control signal to wake up the receiver before successfully receiving the auxiliary signal having a wake-up command.Type: GrantFiled: April 15, 2020Date of Patent: April 2, 2024Assignee: MEDIATEK INC.Inventors: Chun-Chia Chen, Chih-Hung Pan, Chia-Chi Liu, Shun-Fang Liu, Meng-Kun Li, Chao-An Chen
-
Patent number: 11940737Abstract: A method includes receiving a device design layout and a scribe line design layout surrounding the device design layout. The device design layout and the scribe line design layout are rotated in different directions. An optical proximity correction (OPC) process is performed on the rotated device design layout and the rotated scribe line design layout. A reticle includes the device design layout and the scribe line design layout is formed after performing the OPC process.Type: GrantFiled: May 7, 2021Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsueh-Yi Chung, Yung-Cheng Chen, Fei-Gwo Tsai, Chi-Hung Liao, Shih-Chi Fu, Wei-Ti Hsu, Jui-Ping Chuang, Tzong-Sheng Chang, Kuei-Shun Chen, Meng-Wei Chen
-
Patent number: 10082528Abstract: Some embodiments relate to power detector including a voltage sensor configured to detect a voltage of a load and a current sensor configured to detect a current of the load. The power detector also includes circuitry configured to introduce a phase delay between the detected voltage of the load and the detected current of the load, thereby producing a voltage measurement and a current measurement. The circuitry is also configured to multiply the voltage measurement and the current measurement.Type: GrantFiled: December 9, 2015Date of Patent: September 25, 2018Assignee: MediaTek Inc.Inventors: Meng-Hung Chen, Osama K. A. Shana'a, YuenHui Chee, Chiyuan Lu
-
Publication number: 20160334444Abstract: Some embodiments relate to power detector including a voltage sensor configured to detect a voltage of a load and a current sensor configured to detect a current of the load. The power detector also includes circuitry configured to introduce a phase delay between the detected voltage of the load and the detected current of the load, thereby producing a voltage measurement and a current measurement. The circuitry is also configured to multiply the voltage measurement and the current measurement.Type: ApplicationFiled: December 9, 2015Publication date: November 17, 2016Applicant: MediaTek Inc.Inventors: Meng-Hung Chen, Osama K.A. Shana'a, YuenHui Chee, Chiyuan Lu
-
Publication number: 20160172436Abstract: Provided is a termination structure including a substrate of a first conductivity type, an epitaxial layer of the first conductivity type, a single bulk isolation structure and a bulk doped region of a second conductivity type. The epitaxial layer is disposed on the substrate. The single bulk isolation structure is disposed on the epitaxial layer. The bulk doped region is disposed in the epitaxial layer below the single bulk isolation structure, wherein the doping depth of the bulk doped region has a gradient distribution. A method of forming a termination structure and a semiconductor device having the termination structure are also provided.Type: ApplicationFiled: June 25, 2015Publication date: June 16, 2016Inventors: Geng-Tai Ho, Shih-Kuei Ma, Tien-Chun Lee, Meng-Hung Chen, Hsiao-Chia Wu
-
Publication number: 20130257484Abstract: A voltage-to-current converter is described. In one embodiment, the voltage-to-current converter includes an operational amplifier, where a first input of the operational amplifier is coupled to a first node and a second input of the operational amplifier is coupled to a reference voltage. The input voltage is connected to the first node through a resistor which generates the input current. The voltage-to-current converter also includes a first transistor coupled to a first node and to an output of the operational amplifier, where the input current flows through the first transistor. The voltage-to-current converter also includes a second transistor coupled to the first transistor, to the output of the operational amplifier, and to an output node, where an output current flows through the second transistor. The first and second transistors constitute a current mirror to provide additional current gain for the output current.Type: ApplicationFiled: September 17, 2012Publication date: October 3, 2013Applicant: MEDIATEK SINGAPORE PTE. LTD.Inventors: Hamid RAFATI, Bryan Liangchin HUANG, Meng-Hung CHEN
-
Patent number: 8044449Abstract: A memory device is provided. The memory device includes a substrate, a trench having an upper portion and a lower portion formed in the substrate, a trench capacitor formed in the lower portion of the trench, a collar dielectric layer formed on a sidewall of the trench capacitor and extending away from a top surface of the substrate, a first doping region formed on a side of the upper portion of the trench in the substrate for serving as source/drain, a conductive layer formed in the trench and electrically connected to the first doping region, a top dielectric layer formed on conductive layer, a gate formed on the top dielectric layer, an epitaxy layer formed on both sides of the gate and on the substrate and a second doping area formed on a top of the epitaxy layer for serving as source/drain.Type: GrantFiled: July 30, 2008Date of Patent: October 25, 2011Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Hung-Chang Liao, Meng-Hung Chen, Chung-Yuan Lee, Pei-Ing Lee
-
Publication number: 20090166703Abstract: A memory device is provided. The memory device includes a substrate, a trench having an upper portion and a lower portion formed in the substrate, a trench capacitor formed in the lower portion of the trench, a collar dielectric layer formed on a sidewall of the trench capacitor and extending away from a top surface of the substrate, a first doping region formed on a side of the upper portion of the trench in the substrate for serving as source/drain, a conductive layer formed in the trench and electrically connected to the first doping region, a top dielectric layer formed on conductive layer, a gate formed on the top dielectric layer, an epitaxy layer formed on both sides of the gate and on the substrate and a second doping area formed on a top of the epitaxy layer for serving as source/drain.Type: ApplicationFiled: July 30, 2008Publication date: July 2, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh LIN, Hung-Chang LIAO, Meng-Hung CHEN, Chung-Yuan LEE, Pei-Ing LEE
-
Publication number: 20080305640Abstract: A method for preparing a trench power transistor comprises the steps of forming a mask layer having a plurality of openings on a semiconductor substrate, removing a portion of the semiconductor substrate under the openings to form a plurality of trenches in the semiconductor substrate in an array manner, coating a photoresist layer covering the surface of the mask layer, patterning the photoresist layer, and removing a portion of the mask layer not covered by the photoresist layer to form a mask block exposing a portion of the semiconductor substrate in the array region.Type: ApplicationFiled: August 23, 2007Publication date: December 11, 2008Applicant: PROMOS TECHNOLOGIES INC.Inventors: Ta Ching Chang, Meng Hung Chen, Wu Hsiung Chen
-
Patent number: 7449382Abstract: A memory device is disclosed. A substrate is provided. A plurality of pillars is disposed on the substrate. Each pillar has a plurality of epitaxial layers, has a first sidewall and a second sidewall. A trench is formed between the pillars. A common bottom electrode is disposed in a lower portion of the trench and surrounded by a node dielectric layer. A first insulating layer is disposed on the common bottom electrode inside the trench. A plurality of gate structures is disposed on the first sidewall and inside the trench. A second insulating layer is disposed inside the trench and adjacent to the gate structures. A third insulating layer, body line, and fourth insulating layer are respectively disposed on the substrate and located between the second insulating layer and the second sidewall.Type: GrantFiled: May 24, 2006Date of Patent: November 11, 2008Assignee: Nanya Technology CorporationInventors: Meng-Hung Chen, Shian-Jyh Lin, Neng-Tai Shih
-
Publication number: 20080142862Abstract: The present invention pertains to a method of fabricating a trench capacitor having increased capacitance. To tackle a difficult problem of etching deeper trenches having very high aspect ratio, an epitaxial silicon growth process is employed in the fabrication of next-generation trench DRAM devices. A large-capacitance trench capacitor is first fabricated in the silicon substrate. An epitaxial silicon layer is then grown on the silicon substrate. Active areas, shallow trench isolation regions, and gate conductors are formed on/in the epitaxial silicon layer.Type: ApplicationFiled: February 26, 2008Publication date: June 19, 2008Inventors: Sam Liao, Meng-Hung Chen, Hung-Chang Liao
-
Publication number: 20070166914Abstract: A memory device is disclosed. A substrate is provided. A plurality of pillars is disposed on the substrate. Each pillar has a plurality of epitaxial layers, has a first sidewall and a second sidewall. A trench is formed between the pillars. A common bottom electrode is disposed in a lower portion of the trench and surrounded by a node dielectric layer. A first insulating layer is disposed on the common bottom electrode inside the trench. A plurality of gate structures is disposed on the first sidewall and inside the trench. A second insulating layer is disposed inside the trench and adjacent to the gate structures. A third insulating layer, body line, and fourth insulating layer are respectively disposed on the substrate and located between the second insulating layer and the second sidewall.Type: ApplicationFiled: May 24, 2006Publication date: July 19, 2007Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Meng-Hung Chen, Shian-Jyh Lin, Neng-Tai Shih
-
Publication number: 20070045699Abstract: The present invention pertains to a method of fabricating a trench capacitor having increased capacitance. To tackle a difficult problem of etching deeper trenches having very high aspect ratio, an epitaxial silicon growth process is employed in the fabrication of next-generation trench DRAM devices. A large-capacitance trench capacitor is first fabricated in the silicon substrate. An epitaxial silicon layer is then grown on the silicon substrate. Active areas, shallow trench isolation regions, and gate conductors are formed on/in the epitaxial silicon layer.Type: ApplicationFiled: August 22, 2006Publication date: March 1, 2007Inventors: Sam Liao, Meng-Hung Chen, Hung-Chang Liao
-
Patent number: 7094672Abstract: A method for forming a self-aligned contact on a semiconductor substrate provided with a plurality of field-effect transistors. The method includes the steps of forming a first insulating layer that includes a nitride along a profile of a gate structure and a junction region, forming a temporary layer that has a doped oxide on the first insulting layer, removing a portion of the temporary layer by performing a selective etch of the oxide with a mask while leaving a plug portion of the temporary layer over the junction region, forming a second insulting layer that has an undoped oxide in a region where the portion of the temporary layer is removed, removing the plug portion by performing a selective etch of the undoped oxide to form a contact hole, removing a portion of the first insulating layer at a bottom of the contact hole, and forming a conductive contact ins the contact hole.Type: GrantFiled: September 15, 2004Date of Patent: August 22, 2006Assignee: Nanya Technology Corp.Inventors: Meng-Hung Chen, Shian-Jyh Lin, Chia-Sheng Yu
-
Patent number: 7094658Abstract: A method for forming a deep trench structure comprises the steps of providing a silicon substrate; forming a mask layer of a predetermined pattern on the silicon substrate to expose a portion of the silicon substrate; forming a first trench in the exposed portion of the silicon substrate, the first trench having a first depth; forming a nitride layer on the surfaces of the whole structure; forming a second trench in the first trench downward, the second trench having a second depth greater than the first depth; forming another nitride layer on the surfaces of the whole structure; and forming a third trench in the second trench downward, the third trench having a third depth greater than the second depth. The method of the present invention can make the whole trench have better etch uniformity, thereby obtaining good electrical performance.Type: GrantFiled: April 5, 2004Date of Patent: August 22, 2006Assignee: NANYA Technology CorporationInventors: Meng-Hung Chen, Shian-Jyh Lin