Patents by Inventor Micah Galletta O'Halloran
Micah Galletta O'Halloran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11754599Abstract: A measurement circuit comprises an input terminal to receive a current signal, a first circuit branch coupled to the first terminal and including one or more circuit elements to receive a portion of the current signal, a second circuit branch coupled to the first terminal and including one or more additional circuit elements to receive another portion of the current signal, a nonlinear circuit element coupling the first circuit branch to the second circuit branch, and a quantization circuit configured to produce an input current measurement of current in the first and second circuit branches, and to include current in the second circuit branch in the input current measurement according to a magnitude of the input current signal.Type: GrantFiled: July 15, 2021Date of Patent: September 12, 2023Assignee: Analog Devices, Inc.Inventors: Andrew Joseph Thomas, Joseph L. Sousa, Micah Galletta O'Halloran, Alex Robert Sloboda
-
Publication number: 20230170313Abstract: A laminate substrate panel may include an upper layer at or near a top surface of the panel. The laminate substrate panel may include a lower layer at or near a bottom surface of the panel. The laminate substrate panel may also include an array of functional laminate cells, each functional laminate cell of the array having a first upper pattern in the upper layer and a first lower pattern in the lower layer. The laminate substrate panel may also include a dummy laminate cell adjacent the array of functional laminate cells, the dummy laminate cell having a second upper pattern in the upper layer and a second lower pattern in the lower layer, the second upper and lower patterns configured to compensate for at least one of an opposing layer area density mismatch and a material density in at least one of the first upper and lower patterns.Type: ApplicationFiled: November 29, 2022Publication date: June 1, 2023Inventors: Clement Joseph Wagner, Micah Galletta O'Halloran
-
Publication number: 20230013695Abstract: A measurement circuit comprises an input terminal to receive a current signal, a first circuit branch coupled to the first terminal and including one or more circuit elements to receive a portion of the current signal, a second circuit branch coupled to the first terminal and including one or more additional circuit elements to receive another portion of the current signal, a nonlinear circuit element coupling the first circuit branch to the second circuit branch, and a quantization circuit configured to produce an input current measurement of current in the first and second circuit branches, and to include current in the second circuit branch in the input current measurement according to a magnitude of the input current signal.Type: ApplicationFiled: July 15, 2021Publication date: January 19, 2023Inventors: Andrew Joseph Thomas, Joseph L. Sousa, Micah Galletta O'Halloran, Alex Robert Sloboda
-
Patent number: 11428719Abstract: A measurement circuit comprises an electronic circuit, multiple measurement channels, and a combining circuit. The electronic circuit includes a first terminal, a second terminal, and a non-resistive circuit element. Each of the multiple measurement channels includes a differential input connected to the electronic circuit. The differential inputs of the multiple measurement channels are connected in series and include a differential input coupled to the non-resistive circuit element. One input of a differential input of a first measurement channel of the multiple measurement channels is connected to the first terminal of the electronic circuit and one input of a differential input of a second measurement channel of the multiple measurement channels is connected to the second terminal of the electronic circuit. The combining circuit receives multiple outputs from the multiple measurement channels and produce a composite output signal.Type: GrantFiled: January 10, 2020Date of Patent: August 30, 2022Assignee: Analog Devices International Unlimited CompanyInventors: Joseph L. Sousa, Micah Galletta O'Halloran, Andrew Joseph Thomas
-
Publication number: 20210215745Abstract: A measurement circuit comprises an electronic circuit, multiple measurement channels, and a combining circuit. The electronic circuit includes a first terminal, a second terminal, and a non-resistive circuit element. Each of the multiple measurement channels includes a differential input connected to the electronic circuit. The differential inputs of the multiple measurement channels are connected in series and include a differential input coupled to the non-resistive circuit element. One input of a differential input of a first measurement channel of the multiple measurement channels is connected to the first terminal of the electronic circuit and one input of a differential input of a second measurement channel of the multiple measurement channels is connected to the second terminal of the electronic circuit. The combining circuit receives multiple outputs from the multiple measurement channels and produce a composite output signal.Type: ApplicationFiled: January 10, 2020Publication date: July 15, 2021Inventors: Joseph L. Sousa, Micah Galletta O'Halloran, Andrew Joseph Thomas
-
Patent number: 10692967Abstract: A self-routing capacitor for an integrated circuit having: a first electrode comprising a first base region and a first finger, the first finger extending from a wall of the first base region in a first direction; a second electrode comprising a second base region and a second finger; the second finger extending from a wall of the second base region in a second direction substantially parallel to and opposing the first direction, the second finger coupled to the first finger; a third electrode comprising a third base region and a third finger, the third finger extending from a first wall of the third base in the second direction; and a fourth electrode comprising a fourth finger, the fourth finger extending from a second wall of the third base region in the first direction. The capacitor being coupled to other metal layers through a base region of an electrode.Type: GrantFiled: December 4, 2018Date of Patent: June 23, 2020Assignee: Analog Devices, Inc.Inventors: Baozhen Chen, Lalinda D. Fernando, Micah Galletta O'Halloran, Andrew Wayne Shaw
-
Publication number: 20200176555Abstract: A self-routing capacitor for an integrated circuit having: a first electrode comprising a first base region and a first finger, the first finger extending from a wall of the first base region in a first direction; a second electrode comprising a second base region and a second finger, the second finger extending from a wall of the second base region in a second direction substantially parallel to and opposing the first direction, the second finger coupled to the first finger; a third electrode comprising a third base region and a third finger, the third finger extending from a first wall of the third base in the second direction; and a fourth electrode comprising a fourth finger, the fourth finger extending from a second wall of the third base region in the first direction. The capacitor being coupled to other metal layers through a base region of an electrode.Type: ApplicationFiled: December 4, 2018Publication date: June 4, 2020Inventors: Baozhen Chen, Lalinda D. Fernando, Micah Galletta O'Halloran, Andrew Wayne Shaw
-
Patent number: 8576104Abstract: An analog-to-digital converter (ADC) system configured to receive a first and a second analog quantity and to provide a plurality of numerical parameters representative of the first and second analog quantities. The ADC system includes a first, a second, and a third ADC circuit, and a digital interface circuit. The first ADC circuit is configured to provide a first code representative of the first analog quantity and to provide a first analog residue quantity representative of the first analog quantity with respect to the first code. The second ADC circuit is configured to provide a second code representative of the second analog quantity and to provide a second analog residue quantity representative of the second analog quantity with respect to the second code. The third ADC circuit is configured to receive the first and second analog residue quantities, and to provide a third digital code representative of a difference of the first and second analog residue quantities.Type: GrantFiled: June 22, 2011Date of Patent: November 5, 2013Assignee: Linear Technology CorporationInventors: Jesper Steensgaard-Madsen, Micah Galletta O'Halloran, Florin Oprescu
-
Publication number: 20120326909Abstract: An analog-to-digital converter (ADC) system configured to receive a first and a second analog quantity and to provide a plurality of numerical parameters representative of the first and second analog quantities. The ADC system includes a first, a second, and a third ADC circuit, and a digital interface circuit. The first ADC circuit is configured to provide a first code representative of the first analog quantity and to provide a first analog residue quantity representative of the first analog quantity with respect to the first code. The second ADC circuit is configured to provide a second code representative of the second analog quantity and to provide a second analog residue quantity representative of the second analog quantity with respect to the second code. The third ADC circuit is configured to receive the first and second analog residue quantities, and to provide a third digital code representative of a difference of the first and second analog residue quantities.Type: ApplicationFiled: June 22, 2011Publication date: December 27, 2012Inventors: Jesper STEENSGAARD-MADSEN, Micah Galletta O'Halloran, Florin Oprescu
-
Patent number: 7436221Abstract: An analog storage cell circuit includes a switch that minimizes subthreshold conduction and diode leakage, as well as an accumulation-mode coupling mechanism to minimize overall switch leakage to minimize accumulation-mode leakage. In one embodiment, an analog storage circuit includes a sample and hold circuit including an amplifier having first and second inputs and a switch coupled to the first input of the amplifier. The switch includes a first switching device forming a core of the switch, a second switching device coupled to the first switching device to disconnect the first switching device from a first terminal during the hold phase, and a third switching device coupled to the first switching device to connect the first switching device to a second terminal during the hold phase to minimize accumulation mode conduction in the first switching device.Type: GrantFiled: October 21, 2005Date of Patent: October 14, 2008Assignee: Massachusetts Institute of TechnologyInventors: Micah Galletta O'Halloran, Rahul Sarpeshkar