Patents by Inventor Michael Belyansky
Michael Belyansky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080042174Abstract: The present invention relates to an field effect transistor (FET) comprising an inverted source/drain metallic contact that has a lower portion located in a first, lower dielectric layer and an upper portion located in a second, upper dielectric layer. The lower portion of the inverted source/drain metallic contact has a larger cross-sectional area than the upper portion. Preferably, the lower portion of the inverted source/drain metallic contact has a cross-sectional area ranging from about 0.03 ?m2 to about 3.15 ?m2, and such an inverted source/drain metallic contact is spaced apart from a gate electrode of the FET by a distance ranging from about 0.001 ?m to about 5 ?m.Type: ApplicationFiled: October 24, 2007Publication date: February 21, 2008Applicant: International Business Machines CorporationInventors: Michael Belyansky, Dureseti Chidambarrao, Lawrence Clevenger, Kaushik Kumar, Carl Radens
-
Publication number: 20080020522Abstract: A field effect transistor (FET) device includes a gate conductor and gate dielectric formed over an active device area of a semiconductor substrate. A drain region is formed in the active device area of the semiconductor substrate, on one side of the gate conductor, and a source region is formed in the active device area of the semiconductor substrate, on an opposite side of the gate conductor. A dielectric halo or plug is formed in the active area of said semiconductor substrate, the dielectric halo or plug disposed in contact between the drain region and a body region, and in contact between the source region and the body region.Type: ApplicationFiled: October 1, 2007Publication date: January 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Dureseti Chidambarrao, Oleg Gluschenkov
-
Publication number: 20070249149Abstract: The use of nickel, Ni, based alloys that enables higher contact module which, in turn, provides the device designers additional gains in transistor speeds is provided. Specifically, the use of Ni based alloys for silicide formation in 90 nm technologies and beyond enables higher temperature (greater than 450° C.) processing in the contact module for advanced devices. This capability of higher thermal budget in processing stress inducing films in the contact module helps enhance device performance beyond what is possible with conventional pure Ni based silicides. Another benefit of this application is the deposition temperature of the contact dielectric (e.g., pre-metal dielectric) can be increased to enable moisture free, denser, higher quality films.Type: ApplicationFiled: April 21, 2006Publication date: October 25, 2007Applicant: International Business Machines CorporationInventors: Sadanand Deshpande, Jay Strane, Michael Belyansky, Christian Lavoie
-
Publication number: 20070245957Abstract: A method of oxidizing a substrate having area of about 30,000 mm2 or more. The surface is preferably comprised of silicon-containing materials, such as silicon, silicon germanium, silicon carbide, silicon nitride, and metal silicides. A mixture of oxygen-bearing gas and diluent gas normally non-reactive to oxygen, such as Ne, Ar, Kr, Xe, and/or Rn are ionized to create a plasma having an electron density of at least about 1 e12 cm?3 and containing ambient electrons having an average temperature greater than about 1 eV. The substrate surface is oxidized with energetic particles, comprising primarily atomic oxygen, created in the plasma to form an oxide film of substantially uniform thickness. The oxidation of the substrate takes place at a temperature below about 700° C., e.g., between about room temperature, 20° C., and about 500° C.Type: ApplicationFiled: June 27, 2007Publication date: October 25, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Oleg Glushenkov, Andreas Knorr
-
Patent number: 7273638Abstract: A method of oxidizing a substrate having area of about 30,000 mm2 or more. The surface is preferably comprised of silicon-containing materials, such as silicon, silicon germanium, silicon carbide, silicon nitride, and metal suicides. A mixture of oxygen-bearing gas and diluent gas normally non-reactive to oxygen, such as Ne, Ar, Kr, Xe, and/or Rn are ionized to create a plasma having an electron density of at least about 1e12 cm?3 and containing ambient electrons having an average temperature greater than about 1 eV. The substrate surface is oxidized with energetic particles, comprising primarily atomic oxygen, created in the plasma to form an oxide film of substantially uniform thickness. The oxidation of the substrate takes place at a temperature below about 700° C., e.g., between about room temperature, 20° C., and about 500° C.Type: GrantFiled: January 7, 2003Date of Patent: September 25, 2007Assignees: International Business Machines Corp., Infineon Technologies, North American Corp.Inventors: Michael Belyansky, Oleg Glushenkov, Andreas Knorr
-
Publication number: 20070092990Abstract: The present invention relates to an field effect transistor (FET) comprising an inverted source/drain metallic contact that has a lower portion located in a first, lower dielectric layer and an upper portion located in a second, upper dielectric layer. The lower portion of the inverted source/drain metallic contact has a larger cross-sectional area than the upper portion. Preferably, the lower portion of the inverted source/drain metallic contact has a cross-sectional area ranging from about 0.03 ?m2 to about 3.15 ?m2, and such an inverted source/drain metallic contact is spaced apart from a gate electrode of the FET by a distance ranging from about 0.001 ?m to about 5 ?m.Type: ApplicationFiled: October 21, 2005Publication date: April 26, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Dureseti Chidambarrao, Lawrence Clevenger, Kaushik Kumar, Carl Radens
-
Publication number: 20070063277Abstract: The present invention provides a semiconductor structure having at least one CMOS device in which the Miller capacitances, i.e., overlap capacitances, are reduced and the drive current is improved. The inventive structure includes a semiconductor substrate having at least one overlaying gate conductor, each of the at least one overlaying gate conductors has vertical edges; a first gate oxide located beneath the at least one overlaying gate conductor, the first gate oxide not extending beyond the vertical edges of the at least overlaying gate conductor; and a second gate oxide located beneath at least a portion of the at one overlaying gate conductor. In accordance with the present invention, the first gate oxide and the second gate oxide are selected from high k oxide-containing materials and low k oxide-containing materials, with the proviso that when the first gate oxide is high k, than the second gate oxide is low k, or when the first gate oxide is low k, than the second gate oxide is high k.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Dureseti Chidambarrao, Omer Dokumaci, Oleg Gluschenkov
-
Publication number: 20070010070Abstract: The present invention relates to a method for forming one or more strained semiconductor-on-insulator structures, by first forming a precursor structure that contains an upper layer of unstrained semiconductor material and a lower layer of strained insulating material supported by a semiconductor substrate, and then patterning the upper layer of unstrained semiconductor material and the lower layer of strained insulating material to form one or more islands that each contain an unstrained semiconductor material layer over a strained insulating material layer. Relaxation of the strained insulating material layers in such islands applies strain to the unstrained semiconductor material layers, thus forming one or more strained semiconductor-on-insulator structures.Type: ApplicationFiled: July 5, 2005Publication date: January 11, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Meikei Ieong, Haizhou Yin
-
Publication number: 20060289909Abstract: A CMOS structure in which the gate-to-drain/source capacitance is reduced as well as various methods of fabricating such a structure are provided. In accordance with the present invention, it has been discovered that the gate-to-drain/source capacitance can be significantly reduced by forming a CMOS structure in which a low-k dielectric material is self-aligned with the gate conductor. A reduction in capacitance between the gate conductor and the contact via ranging from about 30% to greater than 40% has been seen with the inventive structures. Moreover, the total outer-fringe capacitance (gate to outer diffusion+gate to contact via) is reduced between 10-18%. The inventive CMOS structure includes at least one gate region including a gate conductor located a top a surface of a semiconductor substrate; and a low-k dielectric material that is self-aligned to the gate conductor.Type: ApplicationFiled: September 1, 2006Publication date: December 28, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oleg Gluschenkov, Jack Mandelman, Michael Belyansky, Bruce Doris
-
Publication number: 20060223290Abstract: A method for increasing the level of stress for amorphous thin film stressors by means of modifying the internal structure of such stressors is provided. The method includes first forming a first portion of an amorphous film stressor material on at least a surface of a substrate, said first portion having a first state of mechanical strain defining a first stress value. After the forming step, the first portion of the amorphous film stressor material is densified such that the first state of mechanical strain is not substantially altered, while increasing the first stress value. In some embodiments, the steps of forming and densifying are repeated any number of times to obtain a preselected and desired thickness for the stressor.Type: ApplicationFiled: April 1, 2005Publication date: October 5, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Oleg Gluschenkov, Ying Li, Anupama Mallikarjunan
-
Publication number: 20060148147Abstract: Compressive or tensile materials are selectively introduced beneath and in alignment with spacer areas and adjacent to channel areas of a semiconductor substrate to enhance or degrade electron and hole mobility in CMOS circuits. A process entails steps of creating dummy spacers, forming a dielectric mandrel (i.e., mask), removing the dummy spacers, etching recesses into the underlying semiconductor substrate, introducing a compressive or tensile material into a portion of each recess, and filling the remainder of each recess with substrate material.Type: ApplicationFiled: February 28, 2006Publication date: July 6, 2006Applicant: IBMInventors: Michael Belyansky, Bruce Doris, Oleg Gluschenkov
-
Publication number: 20060131659Abstract: A structure and method are provided in which a stress present in a film is reduced in magnitude by oxidizing the film through atomic oxygen supplied to a surface of the film. In an embodiment, a mask is used to selectively block portions of the film so that the stress is relaxed only in areas exposed to the oxidation process. A structure and method are further provided in which a film having a stress is formed over source and drain regions of an NFET and a PFET. The stress present in the film over the source and drain regions of either the NFET or the PFET is then relaxed by oxidizing the film through exposure to atomic oxygen to provide enhanced mobility in at least one of the NFET or the PFET while maintaining desirable mobility in the other of the NFET and PFET.Type: ApplicationFiled: December 27, 2005Publication date: June 22, 2006Inventors: Michael Belyansky, Diane Boyd, Bruce Doris, Oleg Gluschenkov
-
Publication number: 20060105516Abstract: A method is provided in which a stress present in a film is reduced in magnitude by oxidizing the film through atomic oxygen supplied to a surface of the film. In an embodiment, a mask is used to selectively block portions of the film so that the stress is relaxed only in areas exposed to the oxidation process. A method is further provided in which a film having a stress is formed over source and drain regions of an NFET and a PFET. The stress present in the film over the source and drain regions of either the NFET or the PFET is then relaxed by oxidizing the film through exposure to atomic oxygen to provide enhanced mobility in at least one of the NFET or the PFET while maintaining desirable mobility in the other of the NFET and PFET.Type: ApplicationFiled: December 27, 2005Publication date: May 18, 2006Inventors: Michael Belyansky, Diane Boyd, Bruce Doris, Oleg Gluschenkov
-
Publication number: 20060099783Abstract: A CMOS structure in which the gate-to-drain/source capacitance is reduced as well as various methods of fabricating such a structure are provided. In accordance with the present invention, it has been discovered that the gate-to-drain/source capacitance can be significantly reduced by forming a CMOS structure in which a low-k dielectric material is self-aligned with the gate conductor. A reduction in capacitance between the gate conductor and the contact via ranging from about 30% to greater than 40% has been seen with the inventive structures. Moreover, the total outer-fringe capacitance (gate to outer diffusion+gate to contact via) is reduced between 10-18%. The inventive CMOS structure includes at least one gate region including a gate conductor located atop a surface of a semiconductor substrate; and a low-k dielectric material that is self-aligned to the gate conductor.Type: ApplicationFiled: November 8, 2004Publication date: May 11, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oleg Gluschenkov, Jack Mandelman, Michael Belyansky, Bruce Doris
-
Publication number: 20050282325Abstract: In producing complementary sets of metal-oxide-semiconductor (CMOS) field effect transistors, including nFET and pFET), carrier mobility is enhanced or otherwise regulated through the reacting the material of the gate electrode with a metal to produce a stressed alloy (preferably CoSi2, NiSi, or PdSi) within a transistor gate. In the case of both the nFET and pFET, the inherent stress of the respective alloy results in an opposite stress on the channel of respective transistor. By maintaining opposite stresses in the nFET and pFET alloys or silicides, both types of transistors on a single chip or substrate can achieve an enhanced carrier mobility, thereby improving the performance of CMOS devices and integrated circuits.Type: ApplicationFiled: August 11, 2005Publication date: December 22, 2005Inventors: Michael Belyansky, Dureseti Chidambarrao, Omer Dokumaci, Bruce Doris, Oleg Gluschenkov
-
Publication number: 20050260819Abstract: An FET transistor has a gate disposed between a source and a drain; a gate dielectric layer disposed underneath the gate; and a spacer on a side of the gate. The gate dielectric layer is conventional oxide and the spacer has a reduced dielectric constant (k). The reduced dielectric constant (k) may be less than 3.85, or it may be less than 7.0 (˜nitride), but greater than 3.85 (˜oxide). Preferably, the spacer comprises a material which can be etched selectively to the gate dielectric layer. The spacer may be porous, and a thin layer is deposited on the porous spacer to prevent moisture absorption. The spacer may comprise a material selected from the group consisting of Black Diamond, Coral, TERA and Blok type materials. Pores may be formed in the spacer material by exposing the spacers to an oxygen plasma.Type: ApplicationFiled: May 20, 2004Publication date: November 24, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Joyce Liu, Hsing Jen Wann, Richard Wise, Hongwen Yan
-
Publication number: 20050245017Abstract: In producing complementary sets of metal-oxide-semiconductor (CMOS) field effect transistors, including nFET and pFET), carrier mobility is enhanced or otherwise regulated through the reacting the material of the gate electrode with a metal to produce a stressed alloy (preferably CoSi2, NiSi, or PdSi) within a transistor gate. In the case of both the nFET and pFET, the inherent stress of the respective alloy results in an opposite stress on the channel of respective transistor. By maintaining opposite stresses in the nFET and pFET alloys or silicides, both types of transistors on a single chip or substrate can achieve an enhanced carrier mobility, thereby improving the performance of CMOS devices and integrated circuits.Type: ApplicationFiled: July 7, 2005Publication date: November 3, 2005Inventors: Michael Belyansky, Dureseti Chidambarrao, Omer Dokumaci, Bruce Doris, Oleg Glusehenkov
-
Publication number: 20050194699Abstract: Compressive or tensile materials are selectively introduced beneath and in alignment with spacer areas and adjacent to channel areas of a semiconductor substrate to enhance or degrade electron and hole mobility in CMOS circuits. A process entails steps of creating dummy spacers, forming a dielectric mandrel (i.e., mask), removing the dummy spacers, etching recesses into the underlying semiconductor substrate, introducing a compressive or tensile material into a portion of each recess, and filling the remainder of each recess with substrate material.Type: ApplicationFiled: March 3, 2004Publication date: September 8, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Bruce Doris, Oleg Gluschenkov
-
Publication number: 20050179112Abstract: Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking the applied material in an oxygen ambient at a temperature below about 450 deg C.; converting the stress in the material by heating at an intermediate temperature between 450 deg C. and 800 deg C. in an H20 ambient; and heating again at an elevated temperature in an O2 ambient, resulting in a material that is stable up to 1000 deg C., has a compressive stress that may be tuned by variation of the process parameters, has an etch rate comparable to oxide dielectric formed by HDP techniques, and is durable enough to withstand CMP polishing.Type: ApplicationFiled: January 12, 2005Publication date: August 18, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Belyansky, Rama Divakaruni, Laertis Economikos, Rajarao Jammy, Kenneth Settlemyer, Padraic Shafer
-
Publication number: 20050106799Abstract: A method of fabricating a semiconductor device structure, includes: providing a substrate, providing an electrode on the substrate, forming a recess in the electrode, the recess having an opening, disposing a small grain semiconductor material within the recess, covering the opening to contain the small grain semiconductor material, within the recess, and then annealing the resultant structure.Type: ApplicationFiled: November 14, 2003Publication date: May 19, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce Doris, Michael Belyansky, Diane Boyd, Dureseti Chidambarrao, Oleg Gluschenkov