Patents by Inventor Michael Geva
Michael Geva has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240148708Abstract: Provided herein is a method for treating a human subject afflicted with ALS by administering to the subject a therapeutically effective amount of pridopidine or pharmaceutically acceptable salt thereof.Type: ApplicationFiled: January 18, 2024Publication date: May 9, 2024Applicant: PRILENIA NEUROTHERAPEUTICS LTD.Inventors: Michael HAYDEN, Michal GEVA
-
Publication number: 20240086608Abstract: Embodiments include exerciser device placement in the development of an integrated circuit. Aspects of the invention include obtaining a design of an integrated circuit and creating a dynamic power blockage map for the integrated circuit. Aspects also include updating the integrated circuit design by placing one or more exercisers on the integrated circuit, wherein a location of the one or more exercisers on the integrated circuit is based on at least in part on the dynamic power blockage map. Based on a determination that the updated integrated circuit design complies with one or more design constraints, aspects further include outputting the updated integrated circuit design.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Inventors: Michael Romain, Lucas Dane LaLima, Michael Greene, Alper Buyuktosunoglu, Christopher Joseph Berry, Pawel Owczarczyk, Mark Cichanowski, William V. Huott, OFER GEVA, Jesse Peter Surprise, Eduard Herkel
-
Patent number: 9252118Abstract: A semiconductor metallurgy includes a ratio of germanium and palladium that provides low contact resistance to both n-type material and p-type material. The metallurgy allows for a contact that does not include gold and is compatible with mass-production CMOS techniques. The ratio of germanium and palladium can be achieved by stacking layers of the materials and annealing the stack, or simultaneously depositing the germanium and palladium on the material where the contact is to be manufactured.Type: GrantFiled: December 22, 2011Date of Patent: February 2, 2016Assignees: INTEL CORPORATION, THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Siddharth Jain, John Bowers, Matthew Sysak, John Heck, Ran Feldesh, Richard Jones, Yoel Shetrit, Michael Geva
-
Publication number: 20140050243Abstract: A semiconductor metallurgy includes a ratio of germanium and palladium that provides low contact resistance to both n-type material and p-type material. The metallurgy allows for a contact that does not include gold and is compatible with mass-production CMOS techniques. The ratio of germanium and palladium can be achieved by stacking layers of the materials and annealing the stack, or simultaneously depositing the germanium and palladium on the material where the contact is to be manufactured.Type: ApplicationFiled: December 22, 2011Publication date: February 20, 2014Inventors: Siddharth Jain, John Bowers, Matthew Sysak, John Heck, Ran Feldesh, Richard Jones, Yoel Shetrit, Michael Geva
-
Patent number: 6819695Abstract: A multi-layer dopant diffusion barrier is disclosed that effectively prevents dopant diffusion but does not contribute to parasitic pn junctions or parasitic capacitance. A multi-layer dopant diffusion barrier layer prevents dopant diffusion.Type: GrantFiled: March 31, 2000Date of Patent: November 16, 2004Assignee: TriQuint Technology Holding CoInventors: Yuliya Anatolyevna Akulova, Michael Geva, Abdallah Ougazzaden
-
Publication number: 20040213313Abstract: A method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffusion of different types of dopant atoms among adjacent doped regions, of optoelectronic devices is disclosed. The method of the present invention employs a plurality of InAlAs and/or InGaAlAs layers to avoid the direct contact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices. A semi-insulating buried ridge structure, as well as a ridge structure, in which the interdiffusion of different types of dopant atoms is suppressed are also disclosed.Type: ApplicationFiled: May 19, 2004Publication date: October 28, 2004Inventors: Yuliya A. Akulova, Sung-nee G. Chu, Michael Geva, Mark S. Hybertsen, Charles W. Lentz, Abdallah Ougazzaden
-
Patent number: 6706542Abstract: The present invention relates to a multi-layer dopant barrier and its method of fabrication for use in semiconductor structures. In an illustrative embodiment, the multi-layer dopant barrier is disposed between a first doped layer and a second doped layer. The multi-layer dopant barrier further includes a first dopant blocking layer adjacent the first doped layer and a second dopant blocking layer adjacent the second doped layer. A technique for fabricating the multi layer dopant barrier is disclosed. A first dopant blocking layer is formed at a first temperature, and a second dopant blocking layer is formed at a second temperature over the first barrier layer.Type: GrantFiled: August 25, 2000Date of Patent: March 16, 2004Assignee: TriQuint Technology Holding Co.Inventors: Michael Geva, Yuliya Anatolyevna Akulova, Abdallah Ougazzaden
-
Publication number: 20040005112Abstract: The present invention provides an electronic device having superior qualities. The electronic device includes an active region located over a substrate and an undoped layer located over the active region. The electronic device further includes a doped upper cladding layer located over the undoped layer, wherein a diffusion barrier region including aluminum is located between the undoped layer and the doped upper cladding layer. In an exemplary embodiment of the invention, the diffusion barrier region is a diffusion barrier layer or a number of diffusion barrier layers located between a plurality of the undoped layers.Type: ApplicationFiled: July 1, 2003Publication date: January 8, 2004Applicant: TriQuint Technology Holding Co.Inventors: Michael Geva, Jayatirtha N. Holavanahalli, Abdallah Ougazzaden, Lawrence E. Smith
-
Patent number: 6664605Abstract: A method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffuision of different types of dopant atoms among adjacent doped regions, of optoelectronic devices is disclosed. The method of the present invention employs a plurality of InAlAs and/or InGaAlAs layers to avoid the direct contact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices. A semi-insulating buried ridge structure, as well as a ridge structure, in which the interdiffusion of different types of dopant atoms is suppressed are also disclosed.Type: GrantFiled: March 31, 2000Date of Patent: December 16, 2003Assignee: TriQuint Technology Holding Co.Inventors: Yuliya A. Akulova, Sung-nee G. Chu, Michael Geva, Mark S. Hybertsen, Charles W. Lentz, Abdallah Ougazzaden
-
Publication number: 20030209771Abstract: A method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffusion of different types of dopant atoms among adjacent doped regions, of optoelectronic devices is disclosed. The method of the present invention employs a plurality of InAlAs and/or InGaAlAs layers to avoid the direct contact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices. A semi-insulating buried ridge structure, as well as a ridge structure, in which the interdiffusion of different types of dopant atoms is suppressed are also disclosed.Type: ApplicationFiled: June 12, 2003Publication date: November 13, 2003Inventors: Yuliya A. Akulova, Sung-Nee G. Chu, Michael Geva, Mark S. Hybertsen, Charles W. Lentz, Abdallah Ougazzaden
-
Patent number: 6542686Abstract: The present invention provides an optoelectronic device and a method of manufacture therefor, that prevents dopant diffusion and controls the dopant concentration therein. The optoelectronic device includes an active region formed over a substrate, and an interface barrier layer and barrier layer located over the active region. The optoelectronic device further includes an upper cladding layer located over the interface barrier layer and the barrier layer. In an exemplary embodiment of the invention, the interface barrier layer is an indium phosphide interface barrier layer and the barrier layer is an indium gallium arsenide phosphide barrier layer.Type: GrantFiled: August 25, 2000Date of Patent: April 1, 2003Assignee: Lucent Technologies Inc.Inventors: Michael Geva, Claude Lewis Reynolds, Jr., Lawrence E. Smith
-
Patent number: 6520348Abstract: An apparatus and method for diffusion annealing impurities onto a plurality of wafers is described. A hollow wafer holder includes a plurality of first and second slots. The first slots are sized and shaped to receive a pair of wafers. The first slots are angled relative to a longitudinal axis of the wafer holder. The wafer holder is positioned at a first location within an ampoule, with a diffusion source being positioned at a second location within the ampoule. The ampoule is sealed and placed within or near a heat source. The heat source alters the physical state of the diffusion source to allow the entrained impurities to diffuse throughout the ampoule. The inclination of the first slots allows a sufficient clearance between the wafers and the ampoule to allow impurities within a gaseous diffusion source to extend throughout the ampoule. The presence of the second slots allows a more uniform diffusion of the impurities to the wafers.Type: GrantFiled: April 4, 2000Date of Patent: February 18, 2003Assignee: Lucent Technologies Inc.Inventors: Dutt V. Bulusu, Robert L. Mcanally, Michael Geva, Gustav E. Derkits, Robert A. Resta
-
Patent number: 6437372Abstract: A diffusion preventing barrier spike is disclosed. The spike prevents diffusion of dopants into another layer without forming a pn junction in the layer. The spikes are illustratively Al or an aluminum containing material such as AlAs and have a thickness on the order of 1 nm. The spikes of the present invention may be used to stop dopant diffusion out of a doped layer in a variety of III-V semiconductor structures, such a InP-based PIN devices.Type: GrantFiled: March 31, 2000Date of Patent: August 20, 2002Assignee: Agere Systems Guardian Corp.Inventors: Michael Geva, Jayatirtha N Holavanahalli, Abdallah Ougazzaden, Lawrence Edwin Smith
-
Publication number: 20020090167Abstract: The present invention provides an electronic device having superior qualities. The electronic device includes an active region located over a substrate and an undoped layer located over the active region, the undoped layer having a barrier region including aluminum located thereover. The electronic device further includes a doped upper cladding layer located over the barrier region. In an exemplary embodiment of the invention, the barrier region is a barrier layer or a number of barrier layers located between a plurality of the undoped layers.Type: ApplicationFiled: January 8, 2001Publication date: July 11, 2002Inventors: Michael Geva, Jayatirtha N. Holavanahalli, Abdallah Ougazzaden, Lawrence E. Smith
-
Patent number: 6245144Abstract: A method of controlling the relative amounts of silicon dopant inside and outside of an enhanced growth region on an indium phosphide substrate using a metalorganic chemical vapor deposition (MOCVD) process. The method includes the steps of positioning the indium phosphide substrate in a reactor chamber, and defining an enhanced growth region on the substrate by depositing a dielectric mask on the substrate. The indium phosphide substrate is heated to a growth temperature of between about 600 and 630° C., and the pressure in the reactor chamber is adjusted to between about 40 and 80 Torr. A first gas contains a metalorganic compound comprising indium and a hydrogen carrier gas flow of between about 12 and 16 liters/minute, and a second gas containing a phosphide and a doping gas containing a silicon dopant at a flow rate of between are introduced into the reactor chamber.Type: GrantFiled: December 6, 1999Date of Patent: June 12, 2001Assignee: Lucent Technologies Inc.Inventors: Thomas C. Bitner, Chris W. Ebert, Michael Geva, Charles H. Joyner
-
Patent number: 6133125Abstract: A method for altering a dopant front profile of a dopant in a wafer is disclosed. An initial wafer is provided with an upper doped layer and a lower undoped layer. An oxide layer is grown over a portion of the wafer while a second portion of the wafer remains oxide-free. The wafer is then exposed to a substantially non-growth enhancement diffusion environment that contains the dopant at a given flow rate, but lacks additional materials which would cause growth on the exposed portions of wafer. After a predetermined amount of diffusion is allowed to occur, the wafer is removed from the diffusion environment and the oxide layer is removed.Type: GrantFiled: January 6, 1999Date of Patent: October 17, 2000Assignee: Lucent Technologies Inc.Inventors: Joseph Brian Seiler, Bryan Phillip Segner, Michael Geva, Cheng-Yu Tai, Erin Kathleen Byrne
-
Patent number: 5232873Abstract: A semiconductor device substrate has a major surface on which is located an insulating layer, such as silicon dioxide, having an aperture penetrating through it all the way down to the major surface. An impurity-doped plug, such as tungsten doped with zinc, is spatially selectively deposited in the aperture to a thickness such that the height of the plug is significantly less than the height of the aperture in the insulating layer, by means of a rapid-thermal-cycle low-pressure-metalorganic-chemical vapor deposition (RTC-LP-MOCVD) process. Then another plug, of (pure) conductive barrier metal such as tungsten, is deposited on at least the entire top surface of the impurity-doped plug and on the sidewalls of the insulating layer. The structure being fabricated can then be heated, in order to diffuse the impurity into the underlying semiconductor device substrate.Type: GrantFiled: October 13, 1992Date of Patent: August 3, 1993Assignee: AT&T Bell LaboratoriesInventors: Michael Geva, Avishay Katz
-
Patent number: 4755671Abstract: A method and apparatus for separating plural isotopes of a chemical substance is disclosed. The apparatus comprises a first magnetic field generating device for generating a uniform axial first magnetic field and a second magnetic field generating device such as a wiggler for generating a non-uniform, twisted, second magnetic field. An ion source provides a stream of ions of isotopes to be separated, the stream passing through the first and second magnetic fields. Ions of different charge-to-mass ratio will follow different trajectories or paths through the magnetic fields. A collector is positioned with respect to the second magnetic field generating device such that only the ions of isotopes to be collected strike the collector means and are collected thereon.Type: GrantFiled: January 31, 1986Date of Patent: July 5, 1988Assignee: Isomed, Inc.Inventors: Lazar Friedland, Michael Geva, Jay Hirshfield