Patents by Inventor Michael J. Osborn
Michael J. Osborn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8825927Abstract: Described are systems and methods for transmitting data at an aggregation device. The aggregation device includes a record queue and an output bypass queue. The data is received from an electronic device. A record is generated of the received data. The record is placed in the record queue. A determination is made that the record in the record queue is blocked. The blocked record is transferred from the record queue to the output bypass queue.Type: GrantFiled: September 4, 2012Date of Patent: September 2, 2014Assignee: Advanced Micro Devices, Inc.Inventors: David E. Mayhew, Mark Hummel, Michael J. Osborn
-
Patent number: 8806025Abstract: Described is an aggregation device comprising a plurality of virtual network interface cards (vNICs) and an input/output (I/O) processing complex. The vNICs are in communication with a plurality of processing devices. Each processing device has at least one virtual machine (VM). The I/O processing complex is between the vNICs and at least one physical NIC. The I/O processing complex includes at least one proxy NIC and a virtual switch. The virtual switch exchanges data with a processing device of the plurality of processing devices via a communication path established by a vNIC of the plurality of vNICs between the at least one VM and at least one proxy NIC.Type: GrantFiled: June 25, 2012Date of Patent: August 12, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Mark Hummel, David E. Mayhew, Michael J. Osborn, Anton Chernoff, Venkata S. Krishnan
-
Publication number: 20140137215Abstract: Described are a system and method for managing a data exchange in a network environment. A flowtag is assigned to a data packet at a source device. The flowtag includes a port identification corresponding to a port at an aggregation device. A destination device is in communication with the port at the aggregation device. The data packet is authenticated at the aggregation device. The data packet is output from the source device to the destination device via the aggregation device according to the port identification in the flowtag of the authenticated data packet.Type: ApplicationFiled: November 13, 2012Publication date: May 15, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Mark Hummel, David E. Mayhew, Michael J. Osborn
-
Publication number: 20140068220Abstract: A hardware based memory allocation system in a computer includes: a memory module formatted with memory blocks; an input controller, in communications with the memory module and receiving a transfer request from a requestor, for transferring data from a source to the memory module; an output controller, in communications with the memory module and the input controller, for transferring data from the memory module to a destination; and a block allocator, in communications the input controller and the output controller, for maintaining a Block Descriptor Index (BDI) of Free List (FL) Addresses, each FL address pointing to a Block Descriptor Page (BDP) having a plurality of Memory Block (MB) addresses, each MB address pointing to a free memory block in the memory module.Type: ApplicationFiled: September 6, 2012Publication date: March 6, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Michael J. Osborn, David E. Mayhew, Mark D. Hummel
-
Publication number: 20140062555Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: ApplicationFiled: November 8, 2013Publication date: March 6, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Publication number: 20140068373Abstract: A write or read method for use in a computer having multiple channels of memory includes writing or reading data to or from one channel in the memory, and simultaneously in parallel writing or reading an error correction code corresponding to the data to or from a different channel in the memory.Type: ApplicationFiled: September 6, 2012Publication date: March 6, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Michael J. Osborn, Mark D. Hummel, David E. Mayhew
-
Publication number: 20140068139Abstract: A system includes: a memory controller; a memory module with memory blocks in communication with the memory controller; an input controller in communication with the memory controller, where the memory controller notifies the input controller of a Next Address To Write corresponding with a Next Memory Block To Write in the memory module, each input block contains an address to a next block, and data is written to the is Memory Block To Write at the Next Address To Write in the memory module; and an output controller in communication with the other controllers, receives a starting address from the input controller of a first memory block to read from the memory module, a starting address is a Next Address To Read from a Next Memory Block To Read in the memory module, and the memory controller compares the Next Address To Write with the Next Address To Read.Type: ApplicationFiled: August 29, 2012Publication date: March 6, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Michael J. Osborn, Mark D. Hummel, David E. Mayhew
-
Publication number: 20140068205Abstract: Described are systems and methods for transmitting data at an aggregation device. The aggregation device includes a record queue and an output bypass queue. The data is received from an electronic device. A record is generated of the received data. The record is placed in the record queue. A determination is made that the record in the record queue is blocked. The blocked record is transferred from the record queue to the output bypass queue.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: David E. Mayhew, Mark Hummel, Michael J. Osborn
-
Publication number: 20140059160Abstract: Described are systems and methods for communication between a plurality of electronic devices and an aggregation device. An aggregation device processes instructions related to a configuration of an electronic device in communication with the aggregation device. One or more virtual devices are generated in response to processing the instructions. The electronic device enumerates a configuration space to determine devices for use by the electronic device. The aggregation device detects an access of the configuration space by the electronic device. The one or more virtual devices are presented from the aggregation device to the electronic device in accordance with the instructions.Type: ApplicationFiled: August 21, 2012Publication date: February 27, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Anton Chernoff, Venkata S. Krishnan, Mark Hummel, David E. Mayhew, Michael J. Osborn
-
Publication number: 20130346531Abstract: Described is an aggregation device comprising a plurality of virtual network interface cards (vNICs) and an input/output (I/O) processing complex. The vNICs are in communication with a plurality of processing devices. Each processing device has at least one virtual machine (VM). The I/O processing complex is between the vNICs and at least one physical NIC. The I/O processing complex includes at least one proxy NIC and a virtual switch. The virtual switch exchanges data with a processing device of the plurality of processing devices via a communication path established by a vNIC of the plurality of vNICs between the at least one VM and at least one proxy NIC.Type: ApplicationFiled: June 25, 2012Publication date: December 26, 2013Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Mark Hummel, David E. Mayhew, Michael J. Osborn, Anton Chernoff, Venkata S. Krishnan
-
Publication number: 20130339466Abstract: Described are aggregation devices and methods for interconnecting server nodes. The aggregation device can include an input region, an output region, and a memory switch. The input region includes a plurality of input ports. The memory switch has a shared through silicon via (TSV) memory coupled to the input ports for temporarily storing data received at the input ports from a plurality of source devices. The output region includes a plurality of output ports coupled to the TSV memory. The output ports provide the data to a plurality of destination devices. A memory allocation system coordinates a transfer of the data from the source devices to the TSV memory. The output ports receive and process the data from the TSV memory independently of a communication from the input ports.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: ADVANCED MICRO DEVICES, INC.Inventors: David E. Mayhew, Mark Hummel, Michael J. Osborn
-
Publication number: 20130318372Abstract: A method of controlling voltage in a circuit is provided. Within the circuit, a block of an electrical component provides an indication that it desires to switch states (such as from off to on, on to off, or from one speed to another). The change in states requires a different current draw by the electrical component block. The indication is received by an electrical component that controls the voltage of the circuit. The electrical component that controls the voltage then issues a signal granting permission for the electrical component block to switch states. This permission signal is received by the electrical component and the electrical component block changes state.Type: ApplicationFiled: May 24, 2012Publication date: November 28, 2013Applicant: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Publication number: 20130304841Abstract: Described are systems and methods for interconnecting devices. A switch fabric is in communication with a plurality of electronic devices. A rendezvous memory is in communication with the switch fabric. Data is transferred to the rendezvous memory from a first electronic device of the plurality of electronic devices in response to a determination that the data is ready for output from a memory at the first electronic device and in response to a location allocated in the rendezvous memory for the data.Type: ApplicationFiled: May 14, 2012Publication date: November 14, 2013Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Mark Hummel, David E. Mayhew, Michael J. Osborn
-
Patent number: 8584067Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: GrantFiled: November 2, 2010Date of Patent: November 12, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Publication number: 20130297950Abstract: A method and system for determining voltage supplied to a processor from a voltage regulator when the voltage cannot be directly measured.Type: ApplicationFiled: May 7, 2012Publication date: November 7, 2013Applicant: Advanced Micro Devices, Inc.,Inventors: Michael J. Osborn, Sebastien Nussbaum, John P. Petry, Umair B. Cheema
-
Publication number: 20130105350Abstract: An informative packaging and wrapping product is described. The informative packaging and wrapping product includes a presentation surface and an informational surface coupled to the presentation surface that together form a packaging insert. The packaging insert is configured to reside within a shipping container. The packaging insert is configured to cover at least a portion of goods within the shipping container.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: Wine.com, Inc.Inventor: Michael J. Osborn
-
Publication number: 20120266179Abstract: A processor that dynamically remaps logical cores to physical cores is disclosed. In one embodiment, the processor includes a plurality of physical cores, and is configured to store a mapping of logical cores to the plurality of physical cores. The processor further includes an assignment unit configured to remap the logical cores to the plurality of physical cores subsequent to a boot process of the processor. In some embodiments, the assignment unit is configured to remap the logical cores in response to receiving an indication that one or more of the plurality of physical cores have entered an idle state. The processor may be configured to load a first of the plurality of physical cores with an execution state of a second of the plurality of physical cores upon the first physical core exiting an idle state.Type: ApplicationFiled: April 14, 2011Publication date: October 18, 2012Inventors: Michael J. Osborn, Sebastien J. Nussbaum
-
Publication number: 20120110529Abstract: Techniques are disclosed relating to detecting and minimizing timing problems created by clock domain crossing (CDC) in integrated circuits. In various embodiments, one or more timing parameters are associated with a path that crosses between clock domains in an integrated circuit, where the one or more timing parameters specify a propagation delay for the path. In one embodiment, the timing parameters may be distributed to different design stages using a configuration file. In some embodiments, the one or more parameters may be used in conjunction with an RTL model to simulate propagation of a data signal along the path. In some embodiments, the one or more parameters may be used in conjunction with a netlist to create a physical design for the integrated circuit, where the physical design includes a representation of the path that has the specified propagation delay.Type: ApplicationFiled: November 2, 2010Publication date: May 3, 2012Inventors: Michael J. Osborn, Michael J. Tresidder, Aaron J. Grenat, Joseph Kidd, Priyank Parakh, Steven J. Kommrusch
-
Patent number: 8001409Abstract: A device includes different clock domains. Each clock domain is synchronized to a different clock signal, and the data transfer between clock domains occurs through a FIFO memory. It is determined which clock domain has a slower clock frequency, and the clock domain associated with the slower clock is selected to generate pointers used to access the FIFO memory in both clock domains. Therefore, the pointers are used to read and write data at the FIFO memory resulting in a transfer of the data between the clock domains. Because the pointers used for data transfer are generated and provided by the clock domain associated with the slower clock, the latency resulting from transferring the pointer between the clock domains is reduced.Type: GrantFiled: May 18, 2007Date of Patent: August 16, 2011Inventors: Michael J. Osborn, Mark D. Hummel, Denis Rystsov
-
Patent number: 7984351Abstract: A data transfer device transfers data between two clock domains of a data processing device when the data processing device is in a test mode. The data transfer device receives clock signals associated with each clock domain. To transfer data from a first clock domain to a second clock domain the data transfer device identifies transitions of clock signals associated with each clock domain that are sufficiently remote from each other so that data can deterministically be provided by one clock domain and sampled by the other. This ensures that data can be transferred between the clock domains deterministically even when the phase relationship between the clock signals is indeterminate.Type: GrantFiled: April 10, 2008Date of Patent: July 19, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Jonathan M. Owen, Michael J. Osborn