Patents by Inventor Michael Stoisiek
Michael Stoisiek has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8901614Abstract: Described is a method for adjusting an operating temperature of MOS power components composed of a plurality of identical individual cells and a component for carrying out the method. As a characteristic feature, the gate electrode network (4) of the active chip region is subdivided into several gate electrode network sectors (B1, B2, B3) which are electrically isolated from one another by means of isolating points and to each of which a different gate voltage is fed via corresponding contacts.Type: GrantFiled: May 19, 2009Date of Patent: December 2, 2014Assignee: X-Fab Semiconductor Foundries AGInventors: Michael Stoisiek, Michael Gross
-
Patent number: 8207031Abstract: Methods of forming, on a substrate, a first lateral high-voltage MOS transistor and a second lateral high-voltage MOS transistor complementary to said first one are disclosed. According to one embodiment, the method includes (1) providing a substrate of a first conductivity type including a first active region for said first lateral high-voltage MOS transistor and a second active region for said second lateral high-voltage MOS transistor and (2) forming at least one first doped region of the first conductivity type in the first active region and forming in the second active region a drain extension region of the second conductivity type extending from a substrate surface to an interior of the substrate, including a concurrent implantation of dopants through openings of one and the same mask into the first and second active regions.Type: GrantFiled: March 26, 2008Date of Patent: June 26, 2012Assignee: X-Fab Semiconductor Foundries AGInventors: Christoph Ellmers, Thomas Uhlig, Felix Fuernhammer, Michael Stoisiek, Michael Gross
-
Publication number: 20110182324Abstract: The invention is intended to specify an electrical measuring method for an operating temperature and a modified component for carrying out the method which improves the monitoring of the component. Measured temperature values are intended to be delivered without any time delay and without requiring additional surfaces for temperature sensors. Location-related temperature values need to be able to be measured. The invention proposes a method for said location-related electrical measurement of the operating temperature of a likewise proposed MOS power component with a gate electrode network comprising a material whose temperature coefficient of the electrical resistance is known. The gate electrode network is divided into a plurality of measuring sections with contact point pairs which are respectively connected to contacts (71.1, 72.1; 71.2, 72.2; 71.3, 7; 72.3, 7).Type: ApplicationFiled: May 19, 2009Publication date: July 28, 2011Inventors: Michael Stoisiek, Michael Gross
-
Publication number: 20110102059Abstract: Described is a method for adjusting an operating temperature of MOS power components composed of a plurality of identical individual cells and a component for carrying out the method. As a characteristic feature, the gate electrode network (4) of the active chip region is subdivided into several gate electrode network sectors (B1, B2, B3) which are electrically isolated from one another by means of isolating points and to each of which a different gate voltage is fed via corresponding contacts.Type: ApplicationFiled: May 19, 2009Publication date: May 5, 2011Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Michael Stoisiek, Michael Gross
-
Publication number: 20100311214Abstract: The invention relates to a method for the production of a first lateral high-voltage MOS transistor and a second lateral high-voltage MOS transistor complimentary thereto on a substrate, wherein the first and second lateral high-voltage MOS transistors each have a conductivity type opposite a drift region, comprising the steps of providing a substrate of a first conductivity type comprising a first active region for the first lateral high-voltage MOS transistor and a second active region for the second lateral high-voltage MOS transistor, and the producing at least one first doping region of the first conductivity type in the first active region and, on the other hand, in the second active region, a drain extension region of the first conductivity type extending from the substrate surface to the interior of the substrate, which allows a simultaneous implantation of doping material in the first and second active regions through respective mask openings of one and the same mask.Type: ApplicationFiled: March 26, 2008Publication date: December 9, 2010Applicant: X-FAB SEMICONDUCTOR FOUNDRIESInventors: Christoph Ellmers, Thomas Uhlig, Felix Fuernhammer, Michael Stoisiek, Michael Gross
-
Publication number: 20100148255Abstract: For achieving an enhanced combination of a low on-resistance at a high break-through voltage a lateral high-voltage MOS transistor comprises a plurality of doped RESURF regions of the first conductivity type within the drift region, wherein the doped RESURF regions are separated from each other by drift region sections in a first lateral direction (y), which is parallel to a substrate surface and is orthogonal to a connecting line from the source region to the drain region, and also in a depth direction, which is orthogonal to the substrate surface, such that in each of said two directions an alternating arrangement of regions of the first and second conductivity types is provided.Type: ApplicationFiled: March 26, 2008Publication date: June 17, 2010Inventors: Felix Fuernhammer, Christoph Ellmers, Thomas Uhlig, Michael Stoisiek
-
Patent number: 6635944Abstract: Component having a blocking pn junction having an edge termination structure which is formed by a further, more weakly doped region (5) and a trench (8) formed therein, said trench being filled with a dielectric. The dielectric material in the trench (8) diverts the equipotential areas from the horizontal in a very confined space in the vertical direction, with the result that the electric field can emerge from the component within a small region of the chip surface.Type: GrantFiled: June 18, 2001Date of Patent: October 21, 2003Assignee: Infineon Technologies AGInventor: Michael Stoisiek
-
Patent number: 6388271Abstract: The power semiconductor components in prior art high-voltage smart power ICs frequently take up more than half of the total chip surface. To be able to produce the ICs more economically, the material consumption must be reduced, and hence, in particular, the surfaces of the drift zones of the power semiconductor components must be made significantly smaller. Based on the premise that the electrical breakdown field strength of silicon carbide is approximately ten times higher than that of silicon, the parts of a semiconductor component which receive voltage are integrated in silicon carbide. The drift zone can be made much smaller for the same reverse voltage. In an SiC MOS transistor with lateral current conduction, the SiC layer, which is only approximately 1-2 &mgr;m thick and is covered by an SiO2 layer, is arranged so as to be dielectrically insulated on an Si substrate. Two n+-doped SiC regions are used as source and drain contacts.Type: GrantFiled: March 10, 2000Date of Patent: May 14, 2002Assignee: Siemens AktiengesellschaftInventors: Heinz Mitlehner, Michael Stoisiek
-
Publication number: 20020053718Abstract: Component having a blocking pn junction having an edge termination structure which is formed by a further, more weakly doped region (5) and a trench (8) formed therein, said trench being filled with a dielectric. The dielectric material in the trench (8) diverts the equipotential areas from the horizontal in a very confined space in the vertical direction, with the result that the electric field can emerge from the component within a small region of the chip surface.Type: ApplicationFiled: June 18, 2001Publication date: May 9, 2002Inventor: Michael Stoisiek
-
Patent number: 6310401Abstract: A metallic-ceramic substrate having a ceramic layer and metal layers on both sides of the ceramic layer is provided with a high-impedance layer at the surface of the ceramic layer. The high-impedance layer is located adjacent to the metal layers. Therefore, the electrical field intensity at the edges of the metal layers is limited and an even distribution of the electrical potential at the surface of the ceramic layer is achieved. For example, the high-impedance layer may include a thin CrNi-layer, a doped Si-layer, an a—C:H-layer or a Ti-implantation.Type: GrantFiled: June 29, 2000Date of Patent: October 30, 2001Assignee: Siemens AktiengesellschaftInventors: Michael Stoisiek, Guy Lefranc, Reinhold Bayerer, Rainer Leuschner
-
Patent number: 6191456Abstract: A lateral IGBT in an SOI configuration having a top side and an underside is proposed. The lateral IGBT has a drain zone extending to the top side and is of a first conductivity type. The underside of the LIGBT forms a substrate of a second conductivity type. A lateral insulation layer is situated between the substrate and the drain zone. At least one laterally formed region of the second conductivity type is situated in the drain zone, in the vicinity of the lateral insulation layer. These laterally formed regions being spaced apart from one another lying in one plane.Type: GrantFiled: June 28, 1999Date of Patent: February 20, 2001Assignee: Siemens AktiengesellschaftInventors: Michael Stoisiek, Dirk Vietzke
-
Patent number: 6157049Abstract: A p-n junction is connected between two terminals. The p-n junction is formed between two semiconductor regions of a semiconductor with a breakdown field strength of at least 10.sup.6 V/cm. A channel region, which adjoins the p-n junction is connected in series with a silicon component between the two terminals. The channel region is provided in a first of the two semiconductor regions. A depletion zone of the p-n junction carries the reverse voltage in the off state of the silicon component.Type: GrantFiled: September 14, 1998Date of Patent: December 5, 2000Assignee: Siemens AktiengesellschaftInventors: Heinz Mitlehner, Michael Stoisiek
-
Patent number: 5519241Abstract: In a bipolar power component, for example an IGBT, having an emitter structure and a drift zone of the opposite conductivity type, the emitter structure is provided with a first contact and the drift zone is provided with a second contact. The first contact and the second contact are connected to a drivable resistor circuit such that, dependent on a control signal at the resistor circuit, the current through the power component optionally flows via the first contact and/or via the second contact to a third contact of the resistor circuit.Type: GrantFiled: September 20, 1994Date of Patent: May 21, 1996Assignee: Siemens AktiengesellschaftInventors: Klaus-Guenter Oppermann, Michael Stoisiek
-
Patent number: 5473181Abstract: In an integrated circuit arrangement having at least one power component and low-voltage components, the at least one power component is realized in a semiconductor substrate. At least one contact of the power component is arranged on a principal surface of the substrate. The contact is covered with an insulation layer at a surface of which at least one thin-film component, particularly a thin-film transistor, is provided above the contact.Type: GrantFiled: September 29, 1994Date of Patent: December 5, 1995Assignee: Siemens AktiengesellschaftInventors: Udo Schwalke, Michael Stoisiek
-
Patent number: 5291040Abstract: An emitter of a thyristor is divided into a plurality of emitter regions. An electrode is provided next to each of these regions, and a turn-off current path proceeds via this electrode from the base adjoining the emitter region over a first field effect transistor to a main terminal of the thyristor. Every emitter region is also connected to this main terminal via a second field effect transistor which is integrated into the semiconductor body of the thyristor, or is manufactured in thin-film technology.Type: GrantFiled: September 13, 1991Date of Patent: March 1, 1994Assignee: Siemens AktiengesellschaftInventors: Klaus-Guenter Oppermann, York Gerstenmaier, Michael Stoisiek
-
Patent number: 4942443Abstract: A power thyristor with internal current amplification has an auxilary emitter region which is contacted by an auxiliary emitter electrode. Disconnectible current paths designed as MIS structures are provided between the auxiliary emitter electrode and the base layer adjacent to the auxiliary emitter region. The current paths, which effect a stabilization in their switched-on state, are switched off for the duration of the ignition operation in order to increase the trigger sensitivity. Each MIS structure exhibits a short-circuit region inserted into the adjacent base layer spaced from the auxiliary emitter region, said short-circuit region being connected to the adjacent base layer over a conductive coating.Type: GrantFiled: April 21, 1982Date of Patent: July 17, 1990Assignee: Siemens AktiengesellschaftInventor: Michael Stoisiek
-
Patent number: 4884114Abstract: A thyristor has a semiconductor member with a pnpn-layer sequence, a plurality of n(p)-emitter parts, and switching transistors arranged at the edges of the n(p)-emitter parts. The switching transistors respectively include a p(n) semiconductor zone inserted in one of the n(p)-emitter parts, a partial zone of the p(n)-base, and an intermediately disposed channel zone covered by an insulated gate. Rapid and effective reduction of the electron-hole plasma flooding the p-base and n-base during quenching of the thyristor is achieved by a current source connected between electrodes for the p(n) semiconductor zones and a cathode (anode) feed line, the current source delivering an extraction current pulse.Type: GrantFiled: July 19, 1983Date of Patent: November 28, 1989Assignee: Siemens AktiengesellschaftInventors: Eberhard Spenke, Michael Stoisiek
-
Patent number: 4760432Abstract: A thyristor having a pnpn semiconductor body comprising MISFET structures 9 and 12 through 16 which serve as controllable emitter base shorts formed at the edge side relative to one of the emitter layers and each of the structures is composed of a semiconductor region 9 inserted into the emitter layer which is contacted by an electrode 6 for the emitter layer 1 and also includes a subregion 12 of the adjacent base layer 2 and of an intervening channel region 13 which is formed of an edge zone of the emitter layer 1 and is also composed of a gate covering the channel region in an insulated manner. The gate also convers the subregion 12 of the base layer 2 and forms a MIS capacitor C1. A voltage generator 23 drives the gate 15 with a voltage which alternates between first and second values.Type: GrantFiled: October 28, 1986Date of Patent: July 26, 1988Assignee: Siemens AktiengesellschaftInventors: Michael Stoisiek, Horst Schmid, Helmut Strack
-
Patent number: 4509068Abstract: A power thyristor has controllable emitter short circuits in the form of MIS transistors which are conductive in the blocking condition of the thyristor and are switched off during the trigger operation. The ignition of the thyristor, including the control of the emitter short circuits, is accomplished in a simple manner from a gate trigger current pulse. To this end, a npn lateral transistor is integrated on the cathode side of the thyristor, the collector of the lateral transistor being connected to the gates of the MIS transistors, with its base consisting of a sub-region of the p-base and its emitter consisting of an edge region of the n-emitter of the thyristor. The gates of the MIS transistors are connected to the anode of the thyristor over a charging resistor.Type: GrantFiled: August 30, 1982Date of Patent: April 2, 1985Assignee: Siemens AktiengesellschaftInventor: Michael Stoisiek
-
Patent number: 4509069Abstract: A light-triggerable power thyristor having controllable emitter short circuits in the form of MIS transistors which are conductive in the blocking condition of the thyristor and suppressed during the ignition operation. An optically controlled npn lateral transistor is integrated on the cathode side of the thyristor in the light-irradiated emitter region, the collector of the npn lateral transistor being connected to the gates of the MIS transistors, its emitter being formed by a part of the thyristor emitter and its base consisting of a part of the p-base of the thyristor. The gates of the MIS transistors are connected to the anode of the thyristor over a charging resistor.Type: GrantFiled: September 9, 1982Date of Patent: April 2, 1985Assignee: Siemens AktiengesellschaftInventor: Michael Stoisiek