Patents by Inventor Michael W. Morrow
Michael W. Morrow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10855674Abstract: Methods, systems, and apparatus, including computer programs encoded on a computer-readable storage medium, for pre-boot network-based authentication. In some implementations, a computing device enters a UEFI environment upon powering on the computing device. While in the UEFI environment, the computing device restricts booting of an operating system of the computing device, accesses a signed certificate corresponding to a particular user, sends a verification request to a server system over a communication network, and receives a verification response from the server system over the communication network. In response to receiving the verification response, the computing device (i) enables the operating system to boot and (ii) verifies the identity of the particular user to the operating system such that the operating system logs in the particular user without requiring further proof of identity for the particular user.Type: GrantFiled: May 10, 2018Date of Patent: December 1, 2020Assignee: MicroStrategy IncorporatedInventors: Darrell Geusz, Michael W. Morrow, Loic Fabro
-
Patent number: 9858077Abstract: Issuing instructions to execution pipelines based on register-associated preferences and related instruction processing circuits, systems, methods, and computer-readable media are disclosed. In one embodiment, an instruction is detected in an instruction stream. Upon determining that the instruction specifies at least one source register, an execution pipeline preference(s) is determined based on at least one pipeline indicator associated with the at least one source register in a pipeline issuance table, and the instruction is issued to an execution pipeline based on the execution pipeline preference(s). Upon a determination that the instruction specifies at least one target register, at least one pipeline indicator associated with the at least one target register in the pipeline issuance table is updated based on the execution pipeline to which the instruction is issued. In this manner, optimal forwarding of instructions may be facilitated, thus improving processor performance.Type: GrantFiled: January 15, 2013Date of Patent: January 2, 2018Assignee: QUALCOMM IncorporatedInventors: Melinda J. Brown, James N. Dieffenderfer, Michael W. Morrow, Brian M. Stempel, Michael S. McIlvaine
-
Patent number: 9430385Abstract: A processor includes a multi-level cache hierarchy where a lock property is associated with a cache line. The cache line retains the lock property and may move back and forth within the cache hierarchy. The cache line may be evicted from the cache hierarchy after the lock property is removed.Type: GrantFiled: September 6, 2013Date of Patent: August 30, 2016Assignee: Micron Technology, Inc.Inventors: Dennis M. O'Connor, Michael W. Morrow, Stephen Strazdus
-
Patent number: 9146607Abstract: A processing engine fetches one or more lines of software instructions into an instruction cache. Based on the contents of the cache, potentially needed functional units are identified as functional units that are operable to execute at least one software instruction stored within the instruction cache. Unneeded functional units are identified as functional units that are not operable to execute a software instruction stored within the instruction cache. A power increase is initiated for selected ones of the potentially needed functional units that are determined to be in a low power state. A power decrease is initiated for selected ones of the unneeded functional units that are determined to be in an operable power state.Type: GrantFiled: May 19, 2014Date of Patent: September 29, 2015Assignee: Marvell International Ltd.Inventors: Dennis M. O'Connor, Michael W. Morrow, Lawrence T. Clark
-
Patent number: 8856448Abstract: Efficient techniques are described for tracking a potential invalidation of a data cache entry in a data cache for which coherency is required. Coherency information is received that indicates a potential invalidation of a data cache entry. The coherency information in association with the data cache entry is retained to track the potential invalidation to the data cache entry. The retained coherency information is kept separate from state bits that are utilized in cache access operations. An invalidate bit, associated with a data cache entry, may be utilized to represents a potential invalidation of the data cache entry. The invalidate bit is set in response to the coherency information, to track the potential invalidation of the data cache entry. A valid bit associated with the data cache entry is set in response to the active invalidate bit and a memory synchronization command. The set invalidate bit is cleared after the valid bit has been cleared.Type: GrantFiled: February 19, 2009Date of Patent: October 7, 2014Assignee: QUALCOMM IncorporatedInventors: Michael W. Morrow, James Norris Dieffenderfer
-
Patent number: 8732490Abstract: A processing engine fetches one or more lines of software instructions into an instruction cache. Based on the contents of the cache, potentially needed functional units are identified as functional units that are operable to execute at least one software instruction stored within the instruction cache. Unneeded functional units are identified as functional units that are not operable to execute a software instruction stored within the instruction cache. A power increase is initiated for selected ones of the potentially needed functional units that are determined to be in a low power state. A power decrease is initiated for selected ones of the unneeded functional units that are determined to be in an operable power state.Type: GrantFiled: January 31, 2012Date of Patent: May 20, 2014Assignee: Marvell International Ltd.Inventors: Dennis M. O'Connor, Michael W. Morrow, Lawrence T. Clark
-
Publication number: 20140013056Abstract: A processor includes a multi-level cache hierarchy where a lock property is associated with a cache line. The cache line retains the lock property and may move back and forth within the cache hierarchy. The cache line may be evicted from the cache hierarchy after the lock property is removed.Type: ApplicationFiled: September 6, 2013Publication date: January 9, 2014Applicant: Micron Technology, Inc.Inventors: Dennis M. O'Connor, Michael W. Morrow, Stephen Strazdus
-
Publication number: 20130326197Abstract: Issuing instructions to execution pipelines based on register-associated preferences and related instruction processing circuits, systems, methods, and computer-readable media are disclosed. In one embodiment, an instruction is detected in an instruction stream. Upon determining that the instruction specifies at least one source register, an execution pipeline preference(s) is determined based on at least one pipeline indicator associated with the at least one source register in a pipeline issuance table, and the instruction is issued to an execution pipeline based on the execution pipeline preference(s). Upon a determination that the instruction specifies at least one target register, at least one pipeline indicator associated with the at least one target register in the pipeline issuance table is updated based on the execution pipeline to which the instruction is issued. In this manner, optimal forwarding of instructions may be facilitated, thus improving processor performance.Type: ApplicationFiled: January 15, 2013Publication date: December 5, 2013Applicant: QUALCOMM IncorporatedInventors: Melinda J. Brown, James N. Dieffenderfer, Michael W. Morrow, Brian M. Stempel, Michael S. Mcllvaine
-
Patent number: 8533395Abstract: A processor includes a multi-level cache hierarchy where a lock property is associated with a cache line. The cache line retains the lock property and may move back and forth within the cache hierarchy. The cache line may be evicted from the cache hierarchy after the lock property is removed.Type: GrantFiled: February 24, 2006Date of Patent: September 10, 2013Assignee: Micron Technology, Inc.Inventors: Dennis M. O'Connor, Michael W. Morrow, Stephen J. Strazdus
-
Publication number: 20130086359Abstract: Memory access instructions, such as load and store instructions, are processed in a processor-based system. Processor hardware pipeline configurations enable efficient performance of memory access instructions, such as a pipeline configuration that enables, for a memory access operation request by a register-operand based virtual machine, computation of the memory location corresponding to a virtual-machine register by extracting a bit-field from the virtual-machine instruction and accessing (load or store) the computed memory location that represents a virtual register of the virtual-machine, in a single pass through the pipeline. Thus this processor hardware pipeline configuration enables a virtual machine register read/write operation to be performed by a single hardware processor instruction through a single pass in the processor hardware pipeline, for a register-operand based virtual machine.Type: ApplicationFiled: September 29, 2011Publication date: April 4, 2013Applicant: QUALCOMM INCORPORATEDInventors: Subrato K. De, Michael W. Morrow, Moinul H. Khan, Mark Bapst
-
Patent number: 8112643Abstract: A processing engine fetches one or more lines of software instructions into an instruction cache. Based on the contents of the cache, potentially needed functional units are identified as functional units that are operable to execute at least one software instruction stored within the instruction cache. Unneeded functional units are identified as functional units that are not operable to execute a software instruction stored within the instruction cache. A power increase is initiated for selected ones of the potentially needed functional units that are determined to be in a low power state. A power decrease is initiated for selected ones of the unneeded functional units that are determined to be in an operable power state.Type: GrantFiled: September 22, 2008Date of Patent: February 7, 2012Assignee: Marvell International Ltd.Inventors: Dennis M. O'Connor, Michael W. Morrow, Lawrence T. Clark
-
Patent number: 7987337Abstract: A memory management unit includes a translation lookaside buffer including a page table. The page table includes M entries where M is an integer greater than zero. A register interface selects one of the M entries. The translation lookaside buffer calculates an effective address based on the selected one of the M entries while at least one of mapping the selected one of the M entries to an index and selecting a set of the M entries based on a control signal.Type: GrantFiled: September 30, 2008Date of Patent: July 26, 2011Assignee: Marvell International Ltd.Inventors: Michael W. Morrow, Dennis M. O'Connor, Desikan Iyadurai
-
Patent number: 7822925Abstract: A semi-trace cache combines elements and features of an instruction cache and a trace cache. An ICache portion of the semi-trace cache is filled with instructions fetched from the next level of the memory hierarchy while a TCache portion is filled with traces gleaned either from the actual stream of retired instructions or predicted before execution.Type: GrantFiled: August 28, 2008Date of Patent: October 26, 2010Assignee: Marvell International Ltd.Inventor: Michael W. Morrow
-
Publication number: 20100211744Abstract: Efficient techniques are described for tracking a potential invalidation of a data cache entry in a data cache for which coherency is required. Coherency information is received that indicates a potential invalidation of a data cache entry. The coherency information in association with the data cache entry is retained to track the potential invalidation to the data cache entry. The retained coherency information is kept separate from state bits that are utilized in cache access operations. An invalidate bit, associated with a data cache entry, may be utilized to represents a potential invalidation of the data cache entry. The invalidate bit is set in response to the coherency information, to track the potential invalidation of the data cache entry. A valid bit associated with the data cache entry is set in response to the active invalidate bit and a memory synchronization command. The set invalidate bit is cleared after the valid bit has been cleared.Type: ApplicationFiled: February 19, 2009Publication date: August 19, 2010Applicant: QUALCOMM INCORPORATEDInventors: Michael W. Morrow, James Norris Dieffenderfer
-
Patent number: 7596683Abstract: In one embodiment, the present invention includes an apparatus to determine whether execution of an instruction of a first thread may require a long latency and switch to a second thread if the instruction may require the long latency. In certain embodiments, at least one additional instruction may be executed in the first thread while preparing to switch threads.Type: GrantFiled: July 11, 2007Date of Patent: September 29, 2009Assignee: Intel CorporationInventor: Michael W. Morrow
-
Patent number: 7581065Abstract: A processor includes a multi-level cache hierarchy where locality information property such as a Low Locality of Reference (LLR) property is associated with a cache line. The LLR cache line retains the locality information and may move back and forth within the cache hierarchy until evicted from the outer-most level of the cache hierarchy.Type: GrantFiled: April 7, 2005Date of Patent: August 25, 2009Inventors: Dennis M. O'Connor, Michael W. Morrow
-
Publication number: 20090037753Abstract: A processing engine fetches one or more lines of software instructions into an instruction cache. Based on the contents of the cache, potentially needed functional units are identified as functional units that are operable to execute at least one software instruction stored within the instruction cache. Unneeded functional units are identified as functional units that are not operable to execute a software instruction stored within the instruction cache. A power increase is initiated for selected ones of the potentially needed functional units that are determined to be in a low power state. A power decrease is initiated for selected ones of the unneeded functional units that are determined to be in an operable power state.Type: ApplicationFiled: September 22, 2008Publication date: February 5, 2009Applicant: MARVELL INTERNATIONAL LTD.Inventors: Dennis M. O'Connor, Michael W. Morrow, Lawrence T. Clark
-
Publication number: 20090013131Abstract: A semi-trace cache combines elements and features of an instruction cache and a trace cache. An ICache portion of the semi-trace cache is filled with instructions fetched from the next level of the memory hierarchy while a TCache portion is filled with traces gleaned either from the actual stream of retired instructions or predicted before execution.Type: ApplicationFiled: August 28, 2008Publication date: January 8, 2009Applicant: Marvell International Ltd.Inventor: Michael W. MORROW
-
Patent number: 7472390Abstract: Briefly, in accordance with an embodiment of the invention, an apparatus and method to enable execution of a thread in a multi-threaded computer system is provided. The method may include enabling execution of a non-executing thread based at least on whether a hardware resource is or will be available to an instruction of the non-executing thread. The apparatus may include a thread dispatch circuit to enable execution of a pending thread based at least on whether a hardware resource is or will be available to an instruction of the non-executing thread.Type: GrantFiled: October 1, 2003Date of Patent: December 30, 2008Assignee: Intel CorporationInventors: Dennis M. O'Connor, Michael W. Morrow
-
Patent number: 7437512Abstract: A semi-trace cache combines elements and features of an instruction cache and a trace cache. An ICache portion of the semi-trace cache is filled with instructions fetched from the next level of the memory hierarchy while a TCache portion is filled with traces gleaned either from the actual stream of retired instructions or predicted before execution.Type: GrantFiled: February 26, 2004Date of Patent: October 14, 2008Assignee: Marvell International Ltd.Inventor: Michael W. Morrow