Patents by Inventor Michiyo Yamamoto
Michiyo Yamamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11476880Abstract: A radio frequency module includes a filter that is arranged on a first path connecting a common terminal and a first input/output terminal and has a first frequency band as a pass band, another filter that is arranged on a second path connecting the common terminal and a second input/output terminal and has a second frequency band different from the first frequency band as a pass band, and a detection circuit connected to the first path and configured to detect a leakage signal in the second frequency band leaked to the first path and output a signal indicating a detection result.Type: GrantFiled: October 1, 2020Date of Patent: October 18, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Michiyo Yamamoto
-
Patent number: 11394358Abstract: A filter circuit includes a filter that is disposed on a path connecting a common terminal and an input output terminal and uses a first frequency band as a pass band, a filter that is disposed on a path connecting the common terminal and an input output terminal and uses a second frequency band different from the first frequency band as a pass band, and a phase adjustment circuit that has an input terminal connected to the path and an output terminal connected to the path, and adjusts a phase of a signal in the first frequency band input from the path and outputs a signal having a phase different from a phase of the signal in the first frequency band to the output terminal, wherein the path and the path are paths through which a received signal passes.Type: GrantFiled: September 24, 2020Date of Patent: July 19, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Michiyo Yamamoto
-
Patent number: 10924109Abstract: A front-end circuit includes a first filter on a path connecting a common terminal and a first input/output terminal, a second filter on a path connecting the common terminal and a second input/output terminal, and a first switch on the path connecting the common terminal and the first input/output terminal. The first switch receives at least one of a first control signal and a second control signal. The first control signal increases a difference between a first voltage applied to the first switch to turn the first switch to a non-conductive state and a threshold voltage determining whether or not the first switch is turned to a conductive state. The second control signal increases a difference between a second voltage applied to the first switch to turn the first switch to the conductive state and the threshold voltage.Type: GrantFiled: January 9, 2019Date of Patent: February 16, 2021Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Michiyo Yamamoto
-
Publication number: 20210021291Abstract: A radio frequency module includes a filter that is arranged on a first path connecting a common terminal and a first input/output terminal and has a first frequency band as a pass band, another filter that is arranged on a second path connecting the common terminal and a second input/output terminal and has a second frequency band different from the first frequency band as a pass band, and a detection circuit connected to the first path and configured to detect a leakage signal in the second frequency band leaked to the first path and output a signal indicating a detection result.Type: ApplicationFiled: October 1, 2020Publication date: January 21, 2021Inventor: Michiyo YAMAMOTO
-
Publication number: 20210006221Abstract: A filter circuit includes a filter that is disposed on a path connecting a common terminal and an input output terminal and uses a first frequency band as a pass band, a filter that is disposed on a path connecting the common terminal and an input output terminal and uses a second frequency band different from the first frequency band as a pass band, and a phase adjustment circuit that has an input terminal connected to the path and an output terminal connected to the path, and adjusts a phase of a signal in the first frequency band input from the path and outputs a signal having a phase different from a phase of the signal in the first frequency band to the output terminal, wherein the path and the path are paths through which a received signal passes.Type: ApplicationFiled: September 24, 2020Publication date: January 7, 2021Inventor: Michiyo YAMAMOTO
-
Publication number: 20190260378Abstract: A front-end circuit includes a first filter on a path connecting a common terminal and a first input/output terminal, a second filter on a path connecting the common terminal and a second input/output terminal, and a first switch on the path connecting the common terminal and the first input/output terminal. The first switch receives at least one of a first control signal and a second control signal. The first control signal increases a difference between a first voltage applied to the first switch to turn the first switch to a non-conductive state and a threshold voltage determining whether or not the first switch is turned to a conductive state. The second control signal increases a difference between a second voltage applied to the first switch to turn the first switch to the conductive state and the threshold voltage.Type: ApplicationFiled: January 9, 2019Publication date: August 22, 2019Inventor: Michiyo YAMAMOTO
-
Patent number: 8582708Abstract: A clock and data recovery circuit includes a multiphase clock generator circuit which generates a multiphase clock having a plurality of clocks, a sampling circuit which samples a received data signal transferring serial data in synchronism with each of the plurality of clocks, and generates a plurality of data signals, a data recovery unit which generates a selection signal indicating a data signal having an appropriate phase among the plurality of data signals, and a storage unit which stores the selection signal. The data recovery unit selects one of the plurality of data signals, based on the selection signal read from the storage unit, and a clock corresponding to the selected data signal.Type: GrantFiled: January 5, 2012Date of Patent: November 12, 2013Assignee: Panasonic CorporationInventors: Michiyo Yamamoto, Kenji Murata, Kazuya Hatooka
-
Publication number: 20120105115Abstract: A clock and data recovery circuit includes a multiphase clock generator circuit which generates a multiphase clock having a plurality of clocks, a sampling circuit which samples a received data signal transferring serial data in synchronism with each of the plurality of clocks, and generates a plurality of data signals, a data recovery unit which generates a selection signal indicating a data signal having an appropriate phase among the plurality of data signals, and a storage unit which stores the selection signal. The data recovery unit selects one of the plurality of data signals, based on the selection signal read from the storage unit, and a clock corresponding to the selected data signal.Type: ApplicationFiled: January 5, 2012Publication date: May 3, 2012Applicant: PANASONIC CORPORATIONInventors: Michiyo YAMAMOTO, Kenji Murata, Kazuya Hatooka
-
Patent number: 8085101Abstract: A spread spectrum controller (20) controls a PLL (10) so that the PLL outputs a spread-spectrum processed clock signal. A loop bandwidth controller (30) controls at least one of a phase detector (11), a loop filter (12), a voltage-controlled oscillator (13), and a frequency divider (14) in the PLL (10) during operation of the spread spectrum controller (20) to change a loop bandwidth of the PLL (10).Type: GrantFiled: October 28, 2008Date of Patent: December 27, 2011Assignee: Panasonic CorporationInventors: Michiyo Yamamoto, Tsuyoshi Ebuchi, Kenji Murata
-
Patent number: 7986256Abstract: An external input operation clock signal is required for operating a conventional A/D converter, and the performance of the A/D converter is undesirably determined by the characteristics of the external input operation clock. A clock generator circuit for automatically generating an operation clock is provided inside an A/D converter to make the A/D converter require no external input operation clock. Further, a circuit for detecting the operation times of the constituents of the A/D converter is provided to generate a clock with which the A/D converter is optimally operated, thereby realizing high-speed operation and low power consumption.Type: GrantFiled: August 10, 2007Date of Patent: July 26, 2011Assignee: Panasonic CorporationInventors: Michiyo Yamamoto, Kenji Murata, Masakazu Shigemori
-
Patent number: 7986175Abstract: A calibration circuit (19) adjusts at least one of one of a charging current of a charge pump circuit (12) and a capacitance value of a filter capacitor in a loop filter circuit (13) and a gain of a voltage controlled oscillator (14), depending on a frequency of a reference clock signal input to a calibration circuit (10).Type: GrantFiled: March 18, 2008Date of Patent: July 26, 2011Assignee: Panasonic CorporationInventors: Tsuyoshi Ebuchi, Yoshihide Komatsu, Michiyo Yamamoto
-
Publication number: 20100214031Abstract: A spread spectrum controller (20) controls a PLL (10) so that the PLL outputs a spread-spectrum processed clock signal. A loop bandwidth controller (30) controls at least one of a phase detector (11), a loop filter (12), a voltage-controlled oscillator (13), and a frequency divider (14) in the PLL (10) during operation of the spread spectrum controller (20) to change a loop bandwidth of the PLL (10).Type: ApplicationFiled: October 28, 2008Publication date: August 26, 2010Applicant: PANASONIC CORPORATIONInventors: Michiyo Yamamoto, Tsuyoshi Ebuchi, Kenji Murata
-
Publication number: 20100127739Abstract: A calibration circuit (19) adjusts at least one of one of a charging current of a charge pump circuit (12) and a capacitance value of a filter capacitor in a loop filter circuit (13) and a gain of a voltage controlled oscillator (14), depending on a frequency of a reference clock signal input to a calibration circuit (10).Type: ApplicationFiled: March 18, 2008Publication date: May 27, 2010Inventors: Tsuyoshi Ebuchi, Yoshihide Komatsu, Michiyo Yamamoto
-
Publication number: 20100013692Abstract: An external input operation clock signal is required for operating a conventional A/D converter, and the performance of the A/D converter is undesirably determined by the characteristics of the external input operation clock. A clock generator circuit (104) for automatically generating an operation clock is provided inside an A/D converter (100) to make the A/D converter require no external input operation clock. Further, a circuit for detecting the operation times of the constituents of the A/D converter is provided to generate a clock with which the A/D converter is optimally operated, thereby realizing high-speed operation and low power consumption.Type: ApplicationFiled: August 10, 2007Publication date: January 21, 2010Inventors: Michiyo Yamamoto, Kenji Murata, Masakazu Shigemori
-
Patent number: 6512414Abstract: To tune the center frequency of a gm-C filter, which is a bandpass filter with a narrow bandwidth, to a target frequency, only while the filter is being tuned, the original circuit configuration of the filter is replaced with an alternative configuration that realizes a high signal-to-noise ratio. A characteristic tuner generates and inputs an impulse signal, pulse signal or step signal to the filter being tuned and thereby detects and adjusts the center frequency of the filter. And the tuning result is stored on a nonvolatile memory for future reuse. When the filter is operated, the characteristic tuner stops operating to cut down the power dissipation.Type: GrantFiled: July 11, 2001Date of Patent: January 28, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akio Yokoyama, Hisashi Takahashi, Michiyo Yamamoto, Norihide Kinugasa, Mamoru Arayashiki
-
Publication number: 20020011896Abstract: To tune the center frequency of a gm-C filter, which is a bandpass filter with a narrow bandwidth, to a target frequency, only while the filter is being tuned, the original circuit configuration of the filter is replaced with an alternative configuration that realizes a high signal-to-noise ratio. A characteristic tuner generates and inputs an impulse signal, pulse signal or step signal to the filter being tuned and thereby detects and adjusts the center frequency of the filter. And the tuning result is stored on a nonvolatile memory for future reuse. When the filter is operated, the characteristic tuner stops operating to cut down the power dissipation.Type: ApplicationFiled: July 11, 2001Publication date: January 31, 2002Inventors: Akio Yokoyama, Hisashi Takahashi, Michiyo Yamamoto, Norihide Kinugasa, Mamoru Arayashiki