Patents by Inventor Miki Sapir
Miki Sapir has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11088845Abstract: An apparatus includes a Replay Protected Memory Block (RPMB) formed in a plurality of non-volatile memory cells. Control circuitry is configured to authenticate access to the RPMB with a plurality of keys. Authentication of write access to the RPMB is through a write key and authentication of read access to the RPMB is through a read key.Type: GrantFiled: February 4, 2019Date of Patent: August 10, 2021Assignee: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir
-
Patent number: 10802734Abstract: The disclosure relates to optimizing a mount process at a data storage device. The storage device communicates with a host using a mount process and mounts a master table, the master table caching translation table pointers associated with a boot partition. The storage device then sends a ready signal to the host indicating that the storage device is ready to receive a boot partition read command from the host. The storage device suspends the mount process for a window of time to receive the boot partition read command and executes the boot partition read command if the boot partition read command is received during the window of time. Accordingly, by caching boot partition pointers in the master table, the mount time of the boot partition is shortened to allow the storage device to send the ready signal earlier and provide the host with earlier access to the boot partition.Type: GrantFiled: September 28, 2018Date of Patent: October 13, 2020Assignee: Western Digital Technologies, Inc.Inventors: Amir Shaharabany, Ivo Faldini, Arseniy Aharonov, Miki Sapir
-
Patent number: 10725792Abstract: A memory device is embedded in (or connected to) a host device. The memory device includes a first boot partition and a second boot partition. The first boot partition stores first boot data. The second boot partition stores second boot data. The memory device includes a pointer that points to either the first boot partition or the second boot partition. The memory device transfers the first boot data from the first boot partition in response to receiving a boot signal from the host and the pointer pointing to the first boot partition. The host attempts to boot using the first boot data. If the host does not boot successfully from the first boot data then the host is booted from second boot data transferred from the memory device without the host requesting that the pointer switch to pointing at the second boot data.Type: GrantFiled: April 10, 2017Date of Patent: July 28, 2020Assignee: Western Digital Technologies, Inc.Inventors: Rotem Sela, Amir Shaharabany, Miki Sapir
-
Patent number: 10712976Abstract: Technology is disclosed that provides security for data stored in a non-volatile memory device. The non-volatile memory device may be embedded in a host system. The host system may further have a host controller that is configured to obtain a memory access message from an initiator to access the non-volatile memory. The host controller may be further configured to provide the memory access message to the memory controller. The memory access message may contain an identifier of the initiator, which may be verified by the host controller. The memory controller may be configured to access the identifier of the initiator from the memory access message, and grant or deny non-volatile memory access to the initiator based on whether the initiator has access rights to a region of the non-volatile memory to which the initiator seeks access.Type: GrantFiled: October 2, 2017Date of Patent: July 14, 2020Assignee: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir, Eliad Adi Klein
-
Publication number: 20200104067Abstract: The disclosure relates to optimizing a mount process at a data storage device. The storage device communicates with a host using a mount process and mounts a master table, the master table caching translation table pointers associated with a boot partition. The storage device then sends a ready signal to the host indicating that the storage device is ready to receive a boot partition read command from the host. The storage device suspends the mount process for a window of time to receive the boot partition read command and executes the boot partition read command if the boot partition read command is received during the window of time. Accordingly, by caching boot partition pointers in the master table, the mount time of the boot partition is shortened to allow the storage device to send the ready signal earlier and provide the host with earlier access to the boot partition.Type: ApplicationFiled: September 28, 2018Publication date: April 2, 2020Inventors: Amir Shaharabany, Ivo Faldini, Arseniy Aharonov, Miki Sapir
-
Publication number: 20200014544Abstract: An apparatus includes a Replay Protected Memory Block (RPMB) formed in a plurality of non-volatile memory cells. Control circuitry is configured to authenticate access to the RPMB with a plurality of keys. Authentication of write access to the RPMB is through a write key and authentication of read access to the RPMB is through a read key.Type: ApplicationFiled: February 4, 2019Publication date: January 9, 2020Applicant: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir
-
Patent number: 10503526Abstract: A method and system for user experience event processing and analysis are provided. In one embodiment, a computing device correlates detected pre-defined user experience events with data indicating activity of a storage device over a time period and generates an analysis of the correlation. In another embodiment, a computing device compares first and second recorded videos to identify differences, wherein the first and second recorded videos are synchronized based on content rather than time, correlates the differences with the data indicating activity of a storage device of a host device, and generates an analysis of the correlation. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: June 13, 2017Date of Patent: December 10, 2019Assignee: Western Digital Technologies, Inc.Inventors: Liran Sharoni, Ido Shilo, Miki Sapir, Alon Marcu
-
Patent number: 10459803Abstract: A controller receives an indication that a memory management table loaded to a random-access storage device is in a corrupted state. The controller retrieves one or more error recovery parameters of a memory unit stored in metadata of a physical block of a plurality of physical blocks of the non-volatile storage device. The controller examines the one or more error recovery parameters to determine whether the one or more error recovery parameters indicate the memory unit is fresh or stale. The controller updates the memory management table with logical-to-physical translation information of the metadata for the memory unit that is determined to be fresh. The controller writes the updated memory management table to the non-volatile storage device.Type: GrantFiled: August 24, 2017Date of Patent: October 29, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Rotem Sela, Amir Shaharabany, Miki Sapir, Eliad Adi Klein
-
Patent number: 10438664Abstract: A non-volatile memory device uses physical authentication to enable the secure programming of a boot partition, when the boot partition is write protected. This physical authentication can also be used to enable other features/functions.Type: GrantFiled: February 17, 2017Date of Patent: October 8, 2019Assignee: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir, Enosh Levi
-
Patent number: 10430328Abstract: Systems and methods for configuring, controlling and operating a non-volatile cache are disclosed. A host system may poll a memory system as to the memory system's configuration of its non-volatile cache. Further, the host system may configure the non-volatile cache on the memory system, such as the size of the non-volatile cache and the type of programming for the non-volatile cache (e.g., whether the non-volatile cache is programmed according to SLC or the type of TRIM used to program cells in the non-volatile cache). Moreover, responsive to a command from the host to size the non-volatile cache, the memory system may over or under provision the cache. Further, the host may control operation of the non-volatile cache, such as by sending selective flush commands.Type: GrantFiled: September 16, 2014Date of Patent: October 1, 2019Assignee: SanDisk Technologies LLCInventors: Rotem Sela, Miki Sapir, Amir Shaharabany, Hadas Oshinsky, Rafi Abraham, Elad Baram
-
Publication number: 20190102114Abstract: Technology is disclosed that provides security for data stored in a non-volatile memory device. The non-volatile memory device may be embedded in a host system. The host system may further have a host controller that is configured to obtain a memory access message from an initiator to access the non-volatile memory. The host controller may be further configured to provide the memory access message to the memory controller. The memory access message may contain an identifier of the initiator, which may be verified by the host controller. The memory controller may be configured to access the identifier of the initiator from the memory access message, and grant or deny non-volatile memory access to the initiator based on whether the initiator has access rights to a region of the non-volatile memory to which the initiator seeks access.Type: ApplicationFiled: October 2, 2017Publication date: April 4, 2019Applicant: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir, Eliad Adi Klein
-
Publication number: 20190004907Abstract: A controller receives an indication that a memory management table loaded to a random-access storage device is in a corrupted state. The controller retrieves one or more error recovery parameters of a memory unit stored in metadata of a physical block of a plurality of physical blocks of the non-volatile storage device. The controller examines the one or more error recovery parameters to determine whether the one or more error recovery parameters indicate the memory unit is fresh or stale. The controller updates the memory management table with logical-to-physical translation information of the metadata for the memory unit that is determined to be fresh. The controller writes the updated memory management table to the non-volatile storage device.Type: ApplicationFiled: August 24, 2017Publication date: January 3, 2019Inventors: Rotem SELA, Amir SHAHARABANY, Miki SAPIR, Eliad Adi KLEIN
-
Publication number: 20180359652Abstract: A method and system for user experience event processing and analysis are provided. In one embodiment, a method is provided comprising: receiving a recorded video of a display of the host device and a reference video; comparing the recorded video with the reference video to identify differences, wherein the recorded video and the reference video are synchronized based on content rather than time; receiving data indicating activity of a storage device of the host device; correlating the differences with the data indicating activity of the storage device; and generating an analysis of the correlation. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: ApplicationFiled: June 13, 2017Publication date: December 13, 2018Applicant: Western Digital Technologies, Inc.Inventors: Liran Sharoni, ldo Shilo, Miki Sapir, Alon Marcu
-
Publication number: 20180357074Abstract: A method and system for user experience event processing and analysis are provided. In one embodiment, a computing device correlates detected pre-defined user experience events with data indicating activity of a storage device over a time period and generates an analysis of the correlation. In another embodiment, a computing device compares first and second recorded videos to identify differences, wherein the first and second recorded videos are synchronized based on content rather than time, correlates the differences with the data indicating activity of a storage device of a host device, and generates an analysis of the correlation. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: ApplicationFiled: June 13, 2017Publication date: December 13, 2018Applicant: Western Digital Technologies Inc.Inventors: Liran Sharoni, Ido Shilo, Miki Sapir, Alon Marcu
-
Patent number: 10154429Abstract: A method and system for user experience event processing and analysis are provided. In one embodiment, a method is provided comprising: receiving a recorded video of a display of the host device and a reference video; comparing the recorded video with the reference video to identify differences, wherein the recorded video and the reference video are synchronized based on content rather than time; receiving data indicating activity of a storage device of the host device; correlating the differences with the data indicating activity of the storage device; and generating an analysis of the correlation. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: June 13, 2017Date of Patent: December 11, 2018Assignee: Western Digital Technologies, Inc.Inventors: Liran Sharoni, Ido Shilo, Miki Sapir, Alon Marcu
-
Patent number: 10078614Abstract: Data transfer between a data storage device and a peripheral device bypasses an application processor that is coupled to the data storage device and to the peripheral device. In one embodiment, the data storage device includes a memory controller configured to receive, from an application processor, a message indicating a set of logical addresses and a data transfer identifier corresponding to the set of logical addresses. The memory controller is responsive to a request for memory access that includes the data transfer identifier and that is received from a peripheral device. The memory controller is configured to respond to the request by performing a memory access operation based on the set of logical addresses.Type: GrantFiled: September 17, 2015Date of Patent: September 18, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Eliad Adi Klein, Rotem Sela, Miki Sapir
-
Publication number: 20180173536Abstract: A memory device is embedded in (or connected to) a host device. The memory device includes a first boot partition and a second boot partition. The first boot partition stores first boot data. The second boot partition stores second boot data. The memory device includes a pointer that points to either the first boot partition or the second boot partition. The memory device transfers the first boot data from the first boot partition in response to receiving a boot signal from the host and the pointer pointing to the first boot partition. The host attempts to boot using the first boot data. If the host does not boot successfully from the first boot data then the host is booted from second boot data transferred from the memory device without the host requesting that the pointer switch to pointing at the second boot data.Type: ApplicationFiled: April 10, 2017Publication date: June 21, 2018Applicant: Western Digital Technologies, Inc.Inventors: Rotem Sela, Amir Shaharabany, Miki Sapir
-
Publication number: 20180173421Abstract: A non-volatile memory device uses physical authentication to enable the secure programming of a boot partition, when the boot partition is write protected. This physical authentication can also be used to enable other features/functions.Type: ApplicationFiled: February 17, 2017Publication date: June 21, 2018Applicant: Western Digital Technologies, Inc.Inventors: Rotem Sela, Miki Sapir, Enosh Levi
-
Patent number: 9880783Abstract: Systems and methods for managing transfer of data into and out of a host data buffer of a host are disclosed. In one implementation, a partial write completion module of a storage system retrieves from the host, stores in a memory, and acknowledges retrieving and storing with a partial write completion message, each subset of a larger set of data associated with a host write command. The host may utilize received partial write completion messages to release and use the portion of the host data buffer that had been storing the subset identified in the message rather than waiting to release data associated with the host write command until all the data associated with the command is stored in the memory. The memory in which each subset is stored may be non-volatile memory in the storage device or a shadow buffer on the host or an external memory device.Type: GrantFiled: October 28, 2015Date of Patent: January 30, 2018Assignee: SanDisk Technologies LLCInventors: Rotem Sela, Alon Marcu, Nir Perry, Miki Sapir, Hadas Oshinsky, Julian Vlaiko
-
Publication number: 20170123721Abstract: Systems and methods for managing transfer of data into and out of a host data buffer of a host are disclosed. In one implementation, a partial write completion module of a storage system retrieves from the host, stores in a memory, and acknowledges retrieving and storing with a partial write completion message, each subset of a larger set of data associated with a host write command. The host may utilize received partial write completion messages to release and use the portion of the host data buffer that had been storing the subset identified in the message rather than waiting to release data associated with the host write command until all the data associated with the command is stored in the memory. The memory in which each subset is stored may be non-volatile memory in the storage device or a shadow buffer on the host or an external memory device.Type: ApplicationFiled: October 28, 2015Publication date: May 4, 2017Applicant: SanDisk Technologies Inc.Inventors: Rotem Sela, Alon Marcu, Nir Perry, Miki Sapir, Hadas Oshinsky, Julian Vlaiko