Patents by Inventor Min-Hao Chiu
Min-Hao Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949920Abstract: A video decoding method includes: before residual decoding of a coding unit is completed, referring to available information to determine whether to decode information that an inverse transform (IT) circuit needs for applying inverse transform to transform blocks of the coding unit, and generating a determination result; and controlling coefficient transmission of the coding unit to the IT circuit according to the determination result.Type: GrantFiled: July 24, 2022Date of Patent: April 2, 2024Assignee: MEDIATEK INC.Inventors: Ming-Hsien Lai, Min-Hao Chiu, Chia-Yun Cheng
-
Patent number: 11940388Abstract: Example methods are provided to improve placement of an adaptor (210,220) to a mobile computing device (100) to measure a test strip (221) coupled to the adaptor (220) with a camera (104) and a screen (108) on a face of the mobile computing device (100). The method may include displaying a light area on a first portion of the screen (108). The first portion may be adjacent to the camera (104). The light area and the camera (104) may be aligned with a key area of the test strip (221) so that the camera (104) is configured to capture an image of the key area. The method may further include providing first guiding information for a user to place the adaptor (210,220) to the mobile computing device (100) according to a position of the light area on the screen (108).Type: GrantFiled: March 16, 2018Date of Patent: March 26, 2024Assignee: IXENSOR CO., LTD.Inventors: Yenyu Chen, An Cheng Chang, Tai I Chen, Su Tung Yang, Chih Jung Hsu, Chun Cheng Lin, Min Han Wang, Shih Hao Chiu
-
Patent number: 11917144Abstract: Various schemes for realizing efficient in-loop filtering are described, manifested in low latency and reduced hardware cost for an in-loop filter comprising at least two filtering stages. An apparatus receives pixel data of a current block of a picture and one or more neighboring blocks thereof, based on which the apparatus performs a filtering operation and generates a filtered block that includes completely filtered sub-blocks and partially filtered sub-blocks. The apparatus further outputs an output block that includes the completely filtered sub-blocks as well as a respective portion of each of the partially filtered sub-blocks, wherein the respective portion is adjacent to one of the completely filtered sub-blocks.Type: GrantFiled: June 19, 2022Date of Patent: February 27, 2024Assignee: MediaTek Inc.Inventors: Yueh-Lin Wu, Min-Hao Chiu, Yen-Chieh Huang
-
Publication number: 20230412800Abstract: Various schemes for realizing efficient in-loop filtering are described, manifested in low latency and reduced hardware cost for an in-loop filter comprising at least two filtering stages. An apparatus receives pixel data of a current block of a picture and one or more neighboring blocks thereof, based on which the apparatus performs a filtering operation and generates a filtered block that includes completely filtered sub-blocks and partially filtered sub-blocks. The apparatus further outputs an output block that includes the completely filtered sub-blocks as well as a respective portion of each of the partially filtered sub-blocks, wherein the respective portion is adjacent to one of the completely filtered sub-blocks.Type: ApplicationFiled: June 19, 2022Publication date: December 21, 2023Inventors: Yueh-Lin Wu, Min-Hao Chiu, Yen-Chieh Huang
-
Publication number: 20230122258Abstract: A video decoding method includes: before residual decoding of a coding unit is completed, referring to available information to determine whether to decode information that an inverse transform (IT) circuit needs for applying inverse transform to transform blocks of the coding unit, and generating a determination result; and controlling coefficient transmission of the coding unit to the IT circuit according to the determination result.Type: ApplicationFiled: July 24, 2022Publication date: April 20, 2023Applicant: MEDIATEK INC.Inventors: Ming-Hsien Lai, Min-Hao Chiu, Chia-Yun Cheng
-
Publication number: 20230100895Abstract: A video processing circuit includes a first buffer and a computation circuit. Before a second one-dimensional processing operation is performed upon a plurality of consecutive blocks in a second direction, the first computation circuit generates a first processing result for each of the plurality of consecutive blocks by performing a first one-dimensional processing operation upon each of the plurality of consecutive blocks in a first direction that is different from the second direction, and further stores a plurality of first processing results of the plurality of consecutive blocks into the first buffer.Type: ApplicationFiled: September 15, 2022Publication date: March 30, 2023Applicant: MEDIATEK INC.Inventors: Li-Ren Huang, Chia-Yun Cheng, Min-Hao Chiu, Hsueh-Yen Shen
-
Patent number: 10805611Abstract: A method and apparatus for video encoding or decoding used by a video encoder or decoder respectively. In one method, input data associated with a video sequence are received. A current sequence header for a current picture is determined. Whether the current sequence header corresponds to a first sequence header or a second sequence header is determined. If the current sequence header corresponds to the second sequence header, one or more syntax values of a syntax set associated with the first sequence header are assigned to corresponding one or more syntax values of the syntax set associated with the current sequence header. The current picture is then encoded or decoded according to the current sequence header.Type: GrantFiled: October 13, 2017Date of Patent: October 13, 2020Assignee: MediaTek Inc.Inventors: Min-Hao Chiu, Hsiu-Yi Lin, Chia-yun Cheng, Chih-Ming Wang, Yung-Chang Chang
-
Patent number: 10771163Abstract: A decoding apparatus is used for decoding region of interest (ROI) regions in an image, and includes a storage device, a pre-processing circuit, a decoding circuit, and an information fetching circuit. The pre-processing circuit performs a syntax pre-parsing operation upon a bitstream to obtain necessary information of the ROI regions, and stores the necessary information into the storage device. The decoding circuit performs a decoding operation upon the bitstream to decode the ROI regions, wherein the decoding operation includes syntax parsing of the bitstream. The information fetching circuit reads and analyzes the necessary information, and delivers at least a portion of the necessary information to the decoding circuit. A processing time of obtaining necessary information of one ROI region at the pre-processing circuit overlaps a processing time of decoding another ROI region at the decoding circuit.Type: GrantFiled: October 18, 2018Date of Patent: September 8, 2020Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Chia-Yun Cheng, Yung-Chang Chang
-
Patent number: 10659794Abstract: A palette decoding apparatus includes a palette color storage device which stores palette colors, a color index storage device which stores color indices of pixels, and a palette value processing circuit which generates a palette value for each pixel by reading data from the color index storage device and the palette color storage device. A frame is divided into first coding units, and each first coding unit is sub-divided into one or more second coding units. Before a palette value of a last pixel in a first coding unit is generated by the palette value processing circuit, a palette value of a non-last pixel in the first coding unit is generated by the palette value processing circuit and used by a reconstruction circuit of the video decoder.Type: GrantFiled: March 6, 2019Date of Patent: May 19, 2020Assignee: MEDIATEK INC.Inventors: Chi-Min Chen, Min-Hao Chiu, Chia-Yun Cheng, Yung-Chang Chang
-
Publication number: 20190281312Abstract: A palette decoding apparatus includes a palette color storage device which stores palette colors, a color index storage device which stores color indices of pixels, and a palette value processing circuit which generates a palette value for each pixel by reading data from the color index storage device and the palette color storage device. A frame is divided into first coding units, and each first coding unit is sub-divided into one or more second coding units. Before a palette value of a last pixel in a first coding unit is generated by the palette value processing circuit, a palette value of a non-last pixel in the first coding unit is generated by the palette value processing circuit and used by a reconstruction circuit of the video decoder.Type: ApplicationFiled: March 6, 2019Publication date: September 12, 2019Inventors: Chi-Min Chen, Min-Hao Chiu, Chia-Yun Cheng, Yung-Chang Chang
-
Patent number: 10298951Abstract: A method and apparatus for video encoding or decoding used by an AVS2 (Second Generation of Audio Video Coding Standard) video encoder or decoder respectively are disclosed. According to this method, first motion vectors associated with spatial neighboring blocks of a current block are determined. For each spatial neighboring block, a value of 1 is assigned to a first BlockDistance associated with the spatial neighboring block if a corresponding first reference picture is a G picture or GB picture. Motion vector predictor candidates are derived from the first motion vectors by scaling each first motion vector according to a corresponding first BlockDistance and a current BlockDistance. A final motion vector predictor is determined among the motion vector predictor candidates.Type: GrantFiled: December 6, 2017Date of Patent: May 21, 2019Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Chia-yun Cheng, Yung-Chang Chang
-
Publication number: 20190123833Abstract: A decoding apparatus is used for decoding region of interest (ROI) regions in an image, and includes a storage device, a pre-processing circuit, a decoding circuit, and an information fetching circuit. The pre-processing circuit performs a syntax pre-parsing operation upon a bitstream to obtain necessary information of the ROI regions, and stores the necessary information into the storage device. The decoding circuit performs a decoding operation upon the bitstream to decode the ROI regions, wherein the decoding operation includes syntax parsing of the bitstream. The information fetching circuit reads and analyzes the necessary information, and delivers at least a portion of the necessary information to the decoding circuit. A processing time of obtaining necessary information of one ROI region at the pre-processing circuit overlaps a processing time of decoding another ROI region at the decoding circuit.Type: ApplicationFiled: October 18, 2018Publication date: April 25, 2019Inventors: Min-Hao Chiu, Chia-Yun Cheng, Yung-Chang Chang
-
Patent number: 10257524Abstract: A residual up-sampling apparatus has a residual up-sampling buffer and a shared residual up-sampling circuit. The residual up-sampling buffer stores an intermediate residual up-sampling result. The shared residual up-sampling circuit employs a same processing kernel to perform a first-direction residual up-sampling operation and a second-direction residual up-sampling operation. The first-direction residual up-sampling operation processes an inverse transform output of an inverse transform circuit to generate the intermediate residual up-sampling result to the residual up-sampling buffer. The second-direction residual up-sampling operation performs transpose access upon the residual up-sampling buffer to retrieve the intermediate residual up-sampling result, and processes the intermediate residual up-sampling result to generate a final residual up-sampling result.Type: GrantFiled: June 29, 2016Date of Patent: April 9, 2019Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Yung-Chang Chang
-
Patent number: 10244248Abstract: A residual processing circuit has a single-path pipeline and a single-path controller. The single-path pipeline has an inverse scan (IS) circuit, an inverse quantization (IQ) circuit and an inverse transform (IT) circuit arranged to process a current non-zero residual data block in a pipeline manner. The current non-zero residual data block is at least a portion of a transform unit. The single-path controller controls pipelined processing of the current non-zero residual data block at the single-path pipeline. The single-path controller instructs the IS circuit to start IS processing of a next non-zero residual data block before the IT circuit finishes a first half of IT processing of the current non-zero residual data block.Type: GrantFiled: February 22, 2017Date of Patent: March 26, 2019Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Chia-Yun Cheng, Yung-Chang Chang
-
Patent number: 10123044Abstract: A partial decoding circuit with inverse second transform has a transpose buffer, a first-direction inverse residual transform circuit, and a second-direction inverse residual transform circuit. The transpose buffer stores an intermediate inverse residual transform result. The first-direction inverse residual transform circuit processes an inverse quantization output to generate the intermediate inverse residual transform result to the transpose buffer. The second-direction inverse residual transform circuit accesses the transpose buffer to retrieve the intermediate inverse residual transform result, and processes the intermediate inverse residual transform result to generate a final inverse residual transform result, where the final inverse residual transform result of the inverse second transform is further processed by an inverse transform circuit.Type: GrantFiled: July 14, 2016Date of Patent: November 6, 2018Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Yu-Chuan Wang, Yung-Chang Chang
-
Publication number: 20180295380Abstract: A method and apparatus for video encoding or decoding used by an AVS2 (Second Generation of Audio Video Coding Standard) video encoder or decoder respectively are disclosed. According to this method, first motion vectors associated with spatial neighboring blocks of a current block are determined. For each spatial neighboring block, a value of 1 is assigned to a first BlockDistance associated with the spatial neighboring block if a corresponding first reference picture is a G picture or GB picture. Motion vector predictor candidates are derived from the first motion vectors by scaling each first motion vector according to a corresponding first BlockDistance and a current BlockDistance. A final motion vector predictor is determined among the motion vector predictor candidates.Type: ApplicationFiled: December 6, 2017Publication date: October 11, 2018Inventors: Min-Hao Chiu, Chia-yun Cheng, Yung-Chang Chang
-
Patent number: 10003823Abstract: A video decoder has a first processing circuit and a second processing circuit. A shared storage device is accessible to the first processing circuit and the second processing circuit. The first processing circuit performs a first decoding operation according to data access of the shared storage device. The second processing circuit performs a second decoding operation according to data access of the shared storage device. The first decoding operation is at least a portion of a first decoding function complying with a first video coding standard, and the second decoding operation is at least a portion of a second decoding function complying with a second video coding standard different from the first video coding standard.Type: GrantFiled: January 27, 2016Date of Patent: June 19, 2018Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Yung-Chang Chang
-
Publication number: 20180139464Abstract: Aspects of the disclosure provide a video decoding system. The video decoding system can include a decoder core configured to selectively decode independently decodable tiles in a picture, each tile including largest coding units (LCUs) each associated with a pair of picture-based (X, Y) coordinates or tile-based (X, Y) coordinates, and memory management circuitry configured to translate one or two coordinates of a current LCU to generate one or two translated coordinates, and to determine a target memory space storing reference data for decoding the current LCU based on the one or two translated coordinates.Type: ApplicationFiled: November 3, 2017Publication date: May 17, 2018Applicant: MEDIATEK INC.Inventors: Min-Hao CHIU, Ping Chao, Chia-Hung Kao, Huei-Min Lin, Hsiu-Yi Lin, Chi-Hung Chen, Chia-Yun Cheng, Chih-Ming Wang, Yung-Chang Chang
-
Publication number: 20180109796Abstract: A method and apparatus for video encoding or decoding used by a video encoder or decoder respectively are disclosed. In one method, input data associated with a video sequence are received. A current sequence header for a current picture is determined. Whether the current sequence header corresponds to a first sequence header or a second sequence header is determined. If the current sequence header corresponds to the second sequence header, one or more syntax values of a syntax set associated with the first sequence header are assigned to corresponding one or more syntax values of the syntax set associated with the current sequence header. The current picture is then encoded or decoded according to the current sequence header.Type: ApplicationFiled: October 13, 2017Publication date: April 19, 2018Inventors: Min-Hao CHIU, Hsiu-Yi LIN, Chia-yun CHENG, Chih-Ming WANG, Yung-Chang CHANG
-
Patent number: 9906801Abstract: An exemplary video decoding apparatus includes a first decoding unit configured for decoding a first encoded block to generate first residual values, a first detecting unit configured for detecting whether all of the first residual values have a same first value, a first processing circuit configured for processing the first residual values to generate first processed residual values, and a second processing circuit configured for generating a decoded block corresponding to the first encoded block. When all of the first residual values have the same first value, the first detecting unit controls the second processing circuit to generate the decoded block without referring to the first processed residual values.Type: GrantFiled: April 27, 2016Date of Patent: February 27, 2018Assignee: MEDIATEK INC.Inventors: Min-Hao Chiu, Chia-Yun Cheng, Chun-Chia Chen