Patents by Inventor Ming Cai
Ming Cai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8697523Abstract: A method of fabricating a FINFET includes the following steps. A plurality of fins is patterned in a wafer. A dummy gate is formed covering a portion of the fins which serves as a channel region. Spacers are formed on opposite sides of the dummy gate. The dummy gate is removed thus forming a trench between the spacers that exposes the fins in the channel region. A nitride material is deposited into the trench so as to cover a top and sidewalls of each of the fins in the channel region. The wafer is annealed to induce strain in the nitride material thus forming a stressed nitride film that covers and induces strain in the top and the sidewalls of each of the fins in the channel region of the device. The stressed nitride film is removed. A replacement gate is formed covering the fins in the channel region.Type: GrantFiled: February 6, 2012Date of Patent: April 15, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-Chen Yeh
-
Patent number: 8659091Abstract: Multigate transistor devices and methods of their fabrication are disclosed. In accordance with one method, a fin and a gate structure that is disposed on a plurality of surfaces of the fin are formed. In addition, at least a portion of an extension of the fin is removed to form a recessed portion that is below the gate structure, is below a channel region of the fin, and includes at least one angled indentation. Further, a terminal extension is grown in the at least one angled indentation below the channel region and along a surface of the channel region such that the terminal extension provides a stress on the channel region to enhance charge carrier mobility in the channel region.Type: GrantFiled: September 12, 2012Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Pranita Kulkarni, Chun-Chen Yeh
-
Patent number: 8658505Abstract: Multigate transistor devices and methods of their fabrication are disclosed. In accordance with one method, a fin and a gate structure that is disposed on a plurality of surfaces of the fin are formed. In addition, at least a portion of an extension of the fin is removed to form a recessed portion that is below the gate structure, is below a channel region of the fin, and includes at least one angled indentation. Further, a terminal extension is grown in the at least one angled indentation below the channel region and along a surface of the channel region such that the terminal extension provides a stress on the channel region to enhance charge carrier mobility in the channel region.Type: GrantFiled: December 14, 2011Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Pranita Kulkarni, Chun-Chen Yeh
-
Patent number: 8648438Abstract: Techniques for fabricating passive devices in an extremely-thin silicon-on-insulator (ETSOI) wafer are provided. In one aspect, a method for fabricating one or more passive devices in an ETSOI wafer is provided. The method includes the following steps. The ETSOI wafer having a substrate and an ETSOI layer separated from the substrate by a buried oxide (BOX) is provided. The ETSOI layer is coated with a protective layer. At least one trench is formed that extends through the protective layer, the ETSOI layer and the BOX, and wherein a portion of the substrate is exposed within the trench. Spacers are formed lining sidewalls of the trench. Epitaxial silicon templated from the substrate is grown in the trench. The protective layer is removed from the ETSOI layer. The passive devices are formed in the epitaxial silicon.Type: GrantFiled: October 3, 2011Date of Patent: February 11, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-Chen Yeh
-
Patent number: 8643120Abstract: A method is provided for fabricating a finFET device. Multiple fin structures are formed over a BOX layer, and a gate stack is formed on the BOX layer. The fin structures each include a semiconductor layer and extend in a first direction, and the gate stack is formed over the fin structures and extends in a second direction. The gate stack includes dielectric and polysilicon layers. Gate spacers are formed on vertical sidewalls of the gate stack, and an epi layer is deposited over the fin structures. Ions are implanted to form source and drain regions, and the gate spacers are etched so that their upper surface is below an upper surface of the gate stack. After etching the gate spacers, silicidation is performed to fully silicide the polysilicon layer of the gate stack and to form silicide regions in an upper surface of the source and drain regions.Type: GrantFiled: January 6, 2012Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-chen Yeh
-
Patent number: 8633077Abstract: A method for fabricating a transistor with uniaxial stress channels includes depositing an insulating layer onto a substrate, defining bars within the insulating layer, recessing a channel into the substrate, growing a first semiconducting material in the channel, defining a gate stack over the bars and semiconducting material, defining source and drain recesses and embedding a second semiconducting material into the source and drain recesses.Type: GrantFiled: February 15, 2012Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Liyang Song, Chun-Chen Yeh
-
Publication number: 20130328135Abstract: A gate stack structure for a transistor device includes a gate dielectric layer formed over a substrate; a first silicon gate layer formed over the gate dielectric layer; a dopant-rich monolayer formed over the first silicon gate layer; and a second silicon gate layer formed over the dopant-rich monolayer, wherein the dopant-rich monolayer prevents silicidation of the first silicon gate layer during silicidation of the second silicon gate layer.Type: ApplicationFiled: June 12, 2012Publication date: December 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huiming Bu, Ming Cai, Kevin K. Chan, Dechao Guo, Ravikumar Ramachandran, Liyang Song, Chun-Chen Yeh
-
Publication number: 20130330899Abstract: A method of forming gate stack structure for a transistor device includes forming a gate dielectric layer over a substrate; forming a first silicon gate layer over the gate dielectric layer; forming a dopant-rich monolayer over the first silicon gate layer; and forming a second silicon gate layer over the dopant-rich monolayer, wherein the dopant-rich monolayer prevents silicidation of the first silicon gate layer during silicidation of the second silicon gate layer.Type: ApplicationFiled: June 19, 2012Publication date: December 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huiming Bu, Ming Cai, Kevin K. Chan, Dechao Guo, Ravikumar Ramachandran, Liyang Song, Chun-Chen Yeh
-
Patent number: 8577192Abstract: Described are tunable multiport optical filters that filter systems with many optical channels in a convenient and cost-effective manner. The tunable multiport optical filters of the invention are simple in design and have few optical components. The basic elements are a dispersion element and a rotating mirror. With properly arranged arrays of input and output optical fibers, individual wavelength components from a selected input beam are spatially separated and steered by the rotating mirror to selected output locations. The optical properties from the selected components may be measured by one or more photodetectors. The filters are also useful for selecting and routing optical signals.Type: GrantFiled: July 26, 2010Date of Patent: November 5, 2013Assignee: Oclaro (North America Inc.)Inventors: Ming Cai, Ruibo Wang, Ming Wu, Xuefeng Yue
-
Publication number: 20130285156Abstract: A method of forming an integrated circuit (IC) includes forming a first and second plurality of spacers on a substrate, wherein the substrate includes a silicon layer, and wherein the first plurality of spacers have a thickness that is different from a thickness of the second plurality of spacers; and etching the silicon layer in the substrate using the first and second plurality of spacers as a mask, wherein the etched silicon layer forms a first plurality and a second plurality of fin field effect transistor (FINFET) channel regions, and wherein the first plurality of FINFET channel regions each have a respective thickness that corresponds to the thickness of the first plurality of spacers, and wherein the second plurality of FINFET channel regions each have a respective thickness that corresponds to the thickness of the second plurality of spacers.Type: ApplicationFiled: June 25, 2013Publication date: October 31, 2013Inventors: Ming Cai, Dechao Guo, Chung-Hsun Lin, Chun-Chen Yeh
-
Publication number: 20130275912Abstract: Semiconductor devices and methods for manufacturing the same are disclosed. In one embodiment, the semiconductor device comprises a semiconductor substrate; an insulating layer located on the semiconductor substrate; a semiconductor body located on the insulating layer; a cavity formed in the semiconductor body and into the insulating layer; source/drain regions abutting opposite first side faces of the semiconductor body; gates located on opposite second side faces of the semiconductor body; a channel layer interposed between the respective second side faces and the cavity; and a super-steep-retrograded-well and a halo super-steep-retrograded-well formed in the channel layer. The super-steep-retrograded-well and the halo super-steep-retrograded-well have opposite dopant polarities.Type: ApplicationFiled: December 30, 2011Publication date: October 17, 2013Applicants: BEIJING LENOVO SOFTWARE LTD., LENOVO (BEIJING) LIMITEDInventors: Zhiqiang He, Haisheng Xu, Rong Yang, Ming Cai, Haixin Chai
-
Publication number: 20130264653Abstract: A method of forming a complementary metal oxide semiconductor (CMOS) device including an n-type field effect transistor (NFET) and an p-type field effect transistor (PFET) having fully silicided gates electrode in which an improved dual stress buried insulator is employed to incorporate and advantageous mechanical stress into the device channel of the NFET and PFET. The method can be imposed on a bulk substrate or extremely thin silicon on insulator (ETSOI) substrate. The device includes a semiconductor substrate, a plurality of shallow trench isolations structures formed in the ETSOI layer, NFET having a source and drain region and a gate formation, a PFET having a source and drain region, and a gate formation, an insulator layer, including a stressed oxide or nitride, deposited inside the substrate of the NFET, and a second insulator layer, including either an stressed oxide or nitride, deposited inside the substrate of the PFET.Type: ApplicationFiled: April 10, 2012Publication date: October 10, 2013Applicant: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Liyang Song, Chun-Chen Yeh
-
Patent number: 8530315Abstract: A method is provided for fabricating a finFET device. Multiple fin structures are formed over a BOX layer, and a gate stack is formed on the BOX layer. The fin structures each include a semiconductor layer and extend in a first direction, and the gate stack is formed over the fin structures and extends in a second direction. The gate stack includes dielectric and polysilicon layers. Gate spacers are formed on vertical sidewalls of the gate stack, and an epi layer is deposited over the fin structures. Ions are implanted to form source and drain regions, and the gate spacers are etched so that their upper surface is below an upper surface of the gate stack. After etching the gate spacers, silicidation is performed to fully silicide the polysilicon layer of the gate stack and to form silicide regions in an upper surface of the source and drain regions.Type: GrantFiled: September 13, 2012Date of Patent: September 10, 2013Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-chen Yeh
-
Patent number: 8513131Abstract: A method of forming an integrated circuit (IC) includes forming a first and second plurality of spacers on a substrate, wherein the substrate includes a silicon layer, and wherein the first plurality of spacers have a thickness that is different from a thickness of the second plurality of spacers; and etching the silicon layer in the substrate using the first and second plurality of spacers as a mask, wherein the etched silicon layer forms a first plurality and a second plurality of fin field effect transistor (FINFET) channel regions, and wherein the first plurality of FINFET channel regions each have a respective thickness that corresponds to the thickness of the first plurality of spacers, and wherein the second plurality of FINFET channel regions each have a respective thickness that corresponds to the thickness of the second plurality of spacers.Type: GrantFiled: March 17, 2011Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chung-hsun Lin, Chun-chen Yeh
-
Publication number: 20130207194Abstract: A method for fabricating a transistor with uniaxial stress channels includes depositing an insulating layer onto a substrate, defining bars within the insulating layer, recessing a channel into the substrate, growing a first semiconducting material in the channel, defining a gate stack over the bars and semiconducting material, defining source and drain recesses and embedding a second semiconducting material into the source and drain recesses.Type: ApplicationFiled: February 15, 2012Publication date: August 15, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ming Cai, Dechao Guo, Liyang Song, Chun-Chen Yeh
-
Publication number: 20130200468Abstract: A method of fabricating a FINFET includes the following steps. A plurality of fins is patterned in a wafer. A dummy gate is formed covering a portion of the fins which serves as a channel region. Spacers are formed on opposite sides of the dummy gate. The dummy gate is removed thus forming a trench between the spacers that exposes the fins in the channel region. A nitride material is deposited into the trench so as to cover a top and sidewalls of each of the fins in the channel region. The wafer is annealed to induce strain in the nitride material thus forming a stressed nitride film that covers and induces strain in the top and the sidewalls of each of the fins in the channel region of the device. The stressed nitride film is removed. A replacement gate is formed covering the fins in the channel region.Type: ApplicationFiled: February 6, 2012Publication date: August 8, 2013Applicant: International Business Machines CorporationInventors: Ming Cai, Dechao Guo, Chun-Chen Yeh
-
Patent number: 8503058Abstract: An etalon has an effective cavity length that can be tuned to compensate for temperature-dependent frequency shift and/or for random variations in the manufacturing process. The effective cavity length of an etalon is adjusted by changing the orientation of a tuning plate positioned in the etalon cavity. A screw adjustment and bending beam spring are used to change tuning plate orientation and precisely tune the etalon resonance frequency after the manufacturing process has been completed. Orientation of the tuning plate is adjusted during operation of the etalon using a passive thermal compensation mechanism, such as a bimetal support arm, which is fixed to the tuning plate and configured to reposition the tuning plate with changing temperature.Type: GrantFiled: May 10, 2010Date of Patent: August 6, 2013Assignee: Oclaro Technology LimitedInventors: Ruibo Wang, Ming Wu, Ming Cai
-
Patent number: 8492218Abstract: A first liner and a second liner are formed such that a peripheral portion of the second liner overlies a peripheral portion of the first liner. A photoresist layer is applied and patterned such that a sidewall of a patterned photoresist layer overlies an overlapping peripheral portion of the second liner An isotropic dry etch is performed to laterally etch the overlapping peripheral portion of the second liner from below the patterned photoresist layer. The patterned photoresist is subsequently removed, and a structure without an overlap of the first and second liners is provided.Type: GrantFiled: April 3, 2012Date of Patent: July 23, 2013Assignees: International Business Machines Corporation, Global Foundries, Inc.Inventors: Ming Cai, Aimin Xing, Chandra Reddy
-
Publication number: 20130185673Abstract: An electronic device, a displaying method and a file saving method are described. The electronic device is in a first state and has a display area. The displaying method includes obtaining an image; obtaining an information entry; displaying the image in the display area; and displaying a first type information entry from the information entry in a first region of the display area with a first display effect, and displaying a second type information entry from the information entry in a second region of the display area with a second display effect; wherein the first type information entry is different from the second type information entry.Type: ApplicationFiled: September 27, 2011Publication date: July 18, 2013Applicants: Lenovo (Beijing) Co. Ltd., Beijing Lenovo Software Ltd.Inventors: Ming Cai, Ran Sun, Geng Wang
-
Publication number: 20130185658Abstract: A portable electronic device, a method for content publishing using the portable electronic device, and a prompting method for content selection are described. The electronic device includes a display unit to display to an user; an acquirement unit for content data acquirement; a selection unit for selecting at least one destination address for content data publishing; and a transmission unit for transmission of content data based on a destination address containing content data for external visits.Type: ApplicationFiled: September 27, 2011Publication date: July 18, 2013Applicant: Beijing Lenovo Software Ltd.Inventors: Ran Sun, Ming Cai, Lei Lv