Patents by Inventor Ming-Chieh Yeh
Ming-Chieh Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11990493Abstract: An image sensor device is provided. The image sensor device includes a semiconductor substrate having a front surface, a back surface opposite to the front surface, and a light-sensing region close to the front surface. The image sensor device includes an insulating layer covering the back surface and extending into the semiconductor substrate. The protection layer has a first refractive index, and the first refractive index is less than a second refractive index of the semiconductor substrate and greater than a third refractive index of the insulating layer, and the protection layer conformally and continuously covers the back surface and extends into the semiconductor substrate. The image sensor device includes a reflective structure surrounded by insulating layer in the semiconductor substrate.Type: GrantFiled: May 18, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Chieh Fang, Ming-Chi Wu, Ji-Heng Jiang, Chi-Yuan Wen, Chien-Nan Tu, Yu-Lung Yeh, Shih-Shiung Chen, Kun-Yu Lin
-
Publication number: 20240126327Abstract: The present disclosure provides an electronic wearable device. The electronic wearable device includes a first module having a first contact and a second module having a second contact. The first contact is configured to keep electrical connection with the second contact in moving with respect to each other during a wearing period.Type: ApplicationFiled: October 14, 2022Publication date: April 18, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chao Wei LIU, Wei-Hao CHANG, Yung-I YEH, Jen-Chieh KAO, Tun-Ching PI, Ming-Hung CHEN, Hui-Ping JIAN, Shang-Lin WU
-
Patent number: 11948936Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a fin disposed in a first region of the semiconductor device, channel members disposed in a second region of the semiconductor device and stacked in a vertical direction, first and second metal gates disposed on a top surface of the fin, a third metal gate wrapping around each of the channel members, a first implant region in the fin with a first conductivity type, and a second implant region in the fin with a second conductivity opposite the first conductivity type. The fin includes first and second type epitaxial layers alternatingly disposed in the vertical direction. The first and second type epitaxial layers have different material compositions. The first type epitaxial layers and the channel members have the same material composition.Type: GrantFiled: April 24, 2023Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Hung Wang, Chih Chieh Yeh, Zi-Ang Su, Chia-Ju Chou, Ming-Shuan Li
-
Patent number: 9805685Abstract: A display controller, video signal transmitting method and system thereof are provided. The display controller includes a processing circuit; a transmitting channel, coupled to the processing circuit; a receiving channel, coupled to the processing circuit; and a clock generator, that generates an internal clock signal and an external clock signal. Upon receiving a video signal, the processing circuit processes a first partial pixel data of the video signal to output a first display control signal. The transmitting channel converts a second partial pixel data of the video signal to a partial video signal having a multiple data rate according to the internal clock signal to be outputted.Type: GrantFiled: June 24, 2010Date of Patent: October 31, 2017Assignee: MSTAR SEMICONDUCTOR, INC.Inventors: Chen-Nan Lin, Ming-Chieh Yeh, Chun Wen Yeh, Chun-Chia Chen
-
Patent number: 9070420Abstract: A memory sharing system includes a master control device, a slave control device and a memory device. The master control device selectively generates a clock signal to the memory device. The slave control device receives and tracks the clock signal via a delay phase locked loop (DLL) to generate and align an output signal with the clock signal. The master control device arbitrates an access right.Type: GrantFiled: April 13, 2011Date of Patent: June 30, 2015Assignee: MStar Semiconductors, Inc.Inventors: Chunkai Derrick Wei, Po-Sung Huang, Yi Ling Chen, Ming-Chieh Yeh, Chih-Chieh Lee
-
Patent number: 8635569Abstract: A universal memory I/O generating apparatus includes a defining module, a retrieving module, a generating module, and a layout module. The defining module defines a mapping table according to a pin configuration of a plurality of I/Os. The mapping table includes corresponding relationships between the plurality of IOs and a plurality of memory functions. The retrieving module retrieves control information corresponding to the mapping table from candidate information, which is associated with the corresponding relationships between the plurality of I/Os and the plurality of memory functions. The generating module generates a hardware description language (HDL) file according to the control information. The layout module programs the plurality of I/Os according to the HDL file, so that each of the I/Os can correspond to its corresponding memory function.Type: GrantFiled: November 17, 2010Date of Patent: January 21, 2014Assignee: MStar Semiconductor, Inc.Inventors: Sterling Smith, Hsian-Feng Liu, Eer-Wen Tyan, Chun-Chia Chen, Ming-Chieh Yeh, Chung-Ching Chen, Yo-Lin Chen
-
Patent number: 8482293Abstract: An I/O calibration method and an apparatus are provided for calibrating a driving impedance at an output end of an I/O circuit in a chip. The chip further includes a plurality of basic impedances and a non-volatile memory. The I/O circuit calibration method includes: measuring an impedance value of one basic impedance and recording the measured impedance value in the non-volatile memory; synthesizing a calibration impedance by selectively conducting the basic impedance(s); adjusting the number of the conducted basic impedance(s) in the calibration impedance and estimating an impedance value of the driving impedance according to the measured result and a voltage divided by the calibration impedance and the driving impedance at the output end.Type: GrantFiled: September 23, 2010Date of Patent: July 9, 2013Assignee: MStar Semiconductor, Inc.Inventors: Eer-Wen Tyan, Ming-Chieh Yeh
-
Patent number: 8412883Abstract: A memory controller and an associated controlling method are provided. The memory controller is connected to a memory module, and includes a FIFO buffer for receiving valid data outputted from the memory module, a write pointer for indicating written data stored in the FIFO buffer, and a read pointer for indicating read data stored in the FIFO buffer. According to the controlling method, during a CAS latency of the memory module after a read command is generated, the value of the write pointer is controlled to have the same value as that of the read pointer.Type: GrantFiled: December 22, 2010Date of Patent: April 2, 2013Assignee: MStar Semiconductor, Inc.Inventors: Yo-Lin Chen, Hsian-Feng Liu, Ming-Chieh Yeh
-
Patent number: 8395946Abstract: The data access apparatus comprises a phase locked loop (PLL) and a data receiving circuit. The PLL provides a plurality of internal clocks and selecting a strobe clock from the plurality of internal clocks according to a phase selection signal. The data receiving circuit comprises a latching module, for latching of the data signal according to trigger of the strobe clock and a calibrating circuit, for generating the phase selection signal for matching the data with a predetermined data according to the plurality of internal clocks in a training mode and finally determining the phase selection signal corresponding to a preferred clock used in a normal mode.Type: GrantFiled: December 15, 2010Date of Patent: March 12, 2013Assignee: MStar Semiconductor, Inc.Inventors: Eer-Wen Tyan, Ming-Chieh Yeh, Yi Ling Chen
-
Patent number: 8370568Abstract: A data access method for an application circuit to access a memory. The method includes steps of: receiving a first data from the application circuit; duplicating the first data to obtain a duplicated first data; and writing the first data and the duplicated first data into the memory at continuously accessible addresses. For accessing to the first data, the first data and the duplicated first data are read from the memory in response to a rising edge and a falling edge of a data-triggering signal; and one of the first data and the duplicated first data is outputted while the other of the first data and the duplicated first data is discarded.Type: GrantFiled: March 18, 2008Date of Patent: February 5, 2013Assignee: Mstar Semiconductor, Inc.Inventors: Ming-Chieh Yeh, Steve Wiyi Yang
-
Publication number: 20110314214Abstract: A memory sharing system includes a master control device, a slave control device and a memory device. The master control device selectively generates a clock signal to the memory device. The slave control device receives and tracks the clock signal via a delay phase locked loop (DLL) to generate and align an output signal with the clock signal. The master control device arbitrates an access right.Type: ApplicationFiled: April 13, 2011Publication date: December 22, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Chunkai Derrick Wei, Po-Sung Huang, Yi Ling Chen, Ming-Chieh Yeh, Chih-Chieh Lee
-
Publication number: 20110158005Abstract: The data access apparatus comprises a phase locked loop (PLL) and a data receiving circuit. The PLL provides a plurality of internal clocks and selecting a strobe clock from the plurality of internal clocks according to a phase selection signal. The data receiving circuit comprises a latching module, for latching of the data signal according to trigger of the strobe clock and a calibrating circuit, for generating the phase selection signal for matching the data with a predetermined data at the plurality of internal clocks in a training mode and finally determining the phase selection signal corresponding to a preferred clock used in a normal mode.Type: ApplicationFiled: December 15, 2010Publication date: June 30, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Eer-Wen Tyan, Ming-Chieh Yeh, Yi Ling Chen
-
Publication number: 20110153963Abstract: A memory controller and an associated controlling method are provided. The memory controller is connected to a memory module, and includes a FIFO buffer for receiving valid data outputted from the memory module, a write pointer for indicating written data stored in the FIFO buffer, and a read pointer for indicating read data stored in the FIFO buffer. According to the controlling method, during a CAS latency of the memory module after a read command is generated, the value of the write pointer is controlled to have the same value as that of the read pointer.Type: ApplicationFiled: December 22, 2010Publication date: June 23, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Yo-Lin Chen, Hsian-Feng Liu, Ming-Chieh Yeh
-
Publication number: 20110131354Abstract: A universal memory I/O generating apparatus includes a defining module, a retrieving module, a generating module, and a layout module. The defining module defines a mapping table according to a pin configuration of a plurality of I/Os. The mapping table includes corresponding relationships between the plurality of IOs and a plurality of memory functions. The retrieving module retrieves control information corresponding to the mapping table from candidate information, which is associated with the corresponding relationships between the plurality of I/Os and the plurality of memory functions. The generating module generates a hardware description language (HDL) file according to the control information. The layout module programs the plurality of I/Os according to the HDL file, so that each of the I/Os can correspond to its corresponding memory function.Type: ApplicationFiled: November 17, 2010Publication date: June 2, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Sterling Smith, Hsian-Feng Liu, Eer-Wen Tyan, Chun-Chia Chen, Ming-Chieh Yeh, Chung-Ching Chen, Yo-Lin Chen
-
Publication number: 20110074520Abstract: An I/O calibration method and an apparatus are provided for calibrating a driving impedance at an output end of an I/O circuit in a chip. The chip further includes a plurality of basic impedances and a non-volatile memory. The I/O circuit calibration method includes: measuring an impedance value of one basic impedance and recording the measured impedance value in the non-volatile memory; synthesizing a calibration impedance by selectively conducting the basic impedance(s); adjusting the number of the conducted basic impedance(s) in the calibration impedance and estimating an impedance value of the driving impedance according to the measured result and a voltage divided by the calibration impedance and the driving impedance at the output end.Type: ApplicationFiled: September 23, 2010Publication date: March 31, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Eer-Wen Tyan, Ming-Chieh Yeh
-
Publication number: 20110001768Abstract: A display controller, video signal transmitting method and system thereof are provided. The display controller includes a processing circuit; a transmitting channel, coupled to the processing circuit; a receiving channel, coupled to the processing circuit; and a clock generator, that generates an internal clock signal and an external clock signal. Upon receiving a video signal, the processing circuit processes a first partial pixel data of the video signal to output a first display control signal. The transmitting channel converts a second partial pixel data of the video signal to a partial video signal having a multiple data rate according to the internal clock signal to be outputted.Type: ApplicationFiled: June 24, 2010Publication date: January 6, 2011Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Chen-Nan Lin, Ming-Chieh Yeh, Chun Wen Yeh, Chun-Chia Chen
-
Publication number: 20080232186Abstract: A data access method for an application circuit to access a memory. The method includes steps of: receiving a first data from the application circuit; duplicating the first data to obtain a duplicated first data; and writing the first data and the duplicated first data into the memory at continuously accessible addresses. For accessing to the first data, the first data and the duplicated first data are read from the memory in response to a rising edge and a falling edge of a data-triggering signal; and one of the first data and the duplicated first data is outputted while the other of the first data and the duplicated first data is discarded.Type: ApplicationFiled: March 18, 2008Publication date: September 25, 2008Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: Ming-Chieh Yeh, Steve Wiyi Yang
-
Publication number: 20050226085Abstract: A method includes setting a plurality of predetermined stops in a line buffer of a port engine, writing a data set into the port engine, and checking the priority of a next service request after outputting data of the data set. A control device is coupled to a display device and memory for controlling the display device. The control device includes a plurality of input port engines, a plurality of output port engines, and a memory interface unit. Each input port engine includes a corresponding line buffer. The memory interface unit is coupled to the memory, the plurality of input port engines, and the plurality of output port engines, and transfer data between the output port engines, the memory and the output port engines. Data with the lowest priority is written inconsecutively into the memory based on a service length.Type: ApplicationFiled: March 31, 2005Publication date: October 13, 2005Inventor: Ming-Chieh Yeh
-
Patent number: 6394104Abstract: A new method for improving particle level, stability of etch rate, and better etch uniformity by using a dry plasma clean to remove polymer buildup from the upper electrode and walls of an etch chamber after spin-on-glass etchback is described. An etching chamber having a lower electrode, upper electrode, and interior walls is provided. Spin-on-glass etchback is performed within the etching chamber whereby a polymer buildup forms on surfaces of chamber. A dummy wafer is placed into the etching chamber and the polymer buildup within the chamber is removed using a dry plasma cleaning process.Type: GrantFiled: August 28, 1998Date of Patent: May 28, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Sen-Fu Chen, Ming-Chieh Yeh
-
Patent number: 6051505Abstract: A plasma etch method for forming a patterned silicon containing dielectric layer within a microelectronics fabrication. There is first provided a plasma reactor chamber. There is then fixed within the plasma reactor chamber a microelectronics fabrication. The microelectronics fabrication comprises: (1) a substrate employed within the microelectronics fabrication; (2) a metal layer formed over the substrate; (3) a silicon containing dielectric layer formed upon the metal layer; and (4) a patterned photoresist layer formed upon the silicon containing dielectric layer. There is then etched through use of a plasma etch method at a first plasma reactor chamber pressure while employing the patterned photoresist layer as a photoresist etch mask layer the silicon containing dielectric layer to form a patterned silicon containing dielectric layer while reaching and etching the metal layer to form an etched metal layer.Type: GrantFiled: March 5, 1998Date of Patent: April 18, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Po-Tao Chu, Ming-Chieh Yeh, Fang-Cheng Chen, Ting-Yih Lu