Patents by Inventor Ming-Chih Chung
Ming-Chih Chung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240096847Abstract: A method includes putting a first package component into contact with a second package component. The first package component comprises a first dielectric layer including a first dielectric material, and the first dielectric material is a silicon-oxide-based dielectric material. The second package component includes a second dielectric layer including a second dielectric material different from the first dielectric material. The second dielectric material comprises silicon and an element selected from the group consisting of carbon, nitrogen, and combinations thereof. An annealing process is performed to bond the first dielectric layer to the second dielectric layer.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Chen-Hua Yu, Wen-Chih Chiou, Ku-Feng Yang, Ming-Tsu Chung
-
Patent number: 11933847Abstract: The invention relates to an apparatus and a system for debugging a solid-state disk (SSD) device. The apparatus includes a Joint Test Action Group (JTAG) add-on board; and a Raspberry Pi. The Raspberry Pi includes a General-Purpose Input/Output (GPIO) interface (I/F), coupled to the JTAG add-on board; and a processing unit, coupled to the GPIO I/F. The processing unit is arranged operably to: simulate to issue a plurality of JTAG command through the GPIO I/F to the SSD device for dumping data generated by the SSD device during operation from the SSD device.Type: GrantFiled: May 5, 2022Date of Patent: March 19, 2024Assignee: SILICON MOTION, INC.Inventors: Han-Chih Tsai, Ming-Kun Chung
-
Publication number: 20080142675Abstract: A fastening apparatus and a holding rack which includes a holding dock, a holding device and the fastening apparatus. The holding device has a holding bracket and a fastened member. The fastening apparatus includes a collet and a sleeve. The collet has a bottom and a plurality of jutting plates. The collet is mounted onto the holding dock to hold the fastened member. The jutting plates are located longitudinally on the bottom in a protrusive manner. Each of the jutting plates has an outer surface on which a portion is extended outwards greater than other portion. The collet is encased in the sleeve. The sleeve has a tubular wall which has a plurality of segments corresponding to the jutting plates. Each segment has an inner surface on which a portion is extended inwards greater than other portion. When the greater extended inward portion of the tubular wall is in contact with the greater extended outwards portion of the jutting plate, the jutting plate is tilted inwards to press the fastened member.Type: ApplicationFiled: December 14, 2006Publication date: June 19, 2008Inventors: Kun-Yen Lu, Ming-Chih Chung
-
Patent number: 5932929Abstract: An improved method of forming a tunnel-free tungsten plug is described. Semiconductor device structures are provided in and on a semiconductor substrate. An insulating layer of borophospho-tetraethoxysilane (BP-TEOS) is deposited overlying the semiconductor device structures. Contact openings are etched through the insulating layer to the underlying semiconductor device structures wherein a tunnel opens in the insulating layer between contact openings. The semiconductor substrate is covered with a first barrier metal layer. The semiconductor substrate is coated with a spin-on-glass layer wherein the contact openings and the tunnel are filled with the spin-on-glass. The spin-on-glass is anisotropically etched away whereby the spin-on-glass remains only within the tunnel. The semiconductor substrate is covered with a second barrier metal layer.Type: GrantFiled: October 6, 1997Date of Patent: August 3, 1999Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Hon-Shung Lui, Ming-Chih Chung, Shun-Hsiang Chen
-
Patent number: 5917215Abstract: The present invention provides a structure and a method of forming a stepped trench oxide structure for a semiconductor memory device. The stepped trench oxide structure has "oxide steps" (e.g., 252 or 34A, 34B, 34C) in the gate oxide 20 surrounding the tunnel oxide layer 30. The oxide steps 34 are formed where the oxide thinning effect normally thins the tunnel oxide 30 around the perimeter of the tunnel oxide layer 30. The oxide steps 34 252 compensate for the oxide thinning effect and eliminate the problems associated with the oxide thinning effects. The oxide steps are preferably formed using one photo mask to form two different sized openings using different photoresist exposure times. The preferred method comprises forming a first tunneling opening 220A in a first (gate) oxide layer 220. Then, forming a second oxide layer 250 over said exposed substrate and said first oxide layer 220.Type: GrantFiled: September 4, 1998Date of Patent: June 29, 1999Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Kuen-Joung Chuang, Ming-Chih Chung, Jyh-Feng Lin
-
Patent number: 5895240Abstract: The present invention provides a structure and a method of forming a stepped trench oxide structure for a semiconductor memory device. The stepped trench oxide structure has "oxide steps" (e.g., 252 or 34A, 34B, 34C) in the gate oxide 20 surrounding the tunnel oxide layer 30. The oxide steps 34 are formed where the oxide thinning effect normally thins the tunnel oxide 30 around the perimeter of the tunnel oxide layer 30. The oxide steps 34 252 compensate for the oxide thinning effect and eliminate the problems associated with the oxide thinning effects. The oxide steps are preferably formed using one photo mask to form two different sized openings using different photoresist exposure times. The preferred method comprises forming a first tunneling opening 220A in a first (gate) oxide layer 220. Then, forming a second oxide layer 250 over said exposed substrate and said first oxide layer 220.Type: GrantFiled: June 30, 1997Date of Patent: April 20, 1999Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuen-Joung Chuang, Ming-Chih Chung, Jyh-Feng Lin
-
Patent number: 5726932Abstract: An SRAM transistor cell on a doped semiconductor substrate comprises a first pass transistor and a second pass transistor, a first driver transistor and a second driver transistor and a saturated mode transistor. The device includes a first and second load resistor, first second and third nodes, a bit lines and interconnection lines. The first driver transistor drain region is connects to the first node. The control gate electrode cross connects via the first interconnection line to the second node. The second driver transistor drain region connects to the third node and the control gate electrode cross connects via the second interconnection line to the first node. The control gate electrodes of the pass transistors connect to a single input line. The drain region of the first pass transistor connects to the first node. The drain region of the second pass transistor connects to the second node. The source region of the first pass transistor connect to the bit line bar.Type: GrantFiled: June 13, 1996Date of Patent: March 10, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jin-Yuan Lee, Jenn-Ming Huang, Ming-Chih Chung
-
Patent number: 5698466Abstract: A method of forming a tunnel-free tungsten plug is described. Semiconductor device structures are provided in and on a semiconductor substrate. An insulating layer of borophospho-tetraethoxysilane (BP-TEOS) is deposited overlying the semiconductor device structures. Contact openings are etched through the insulating layer to the underlying semiconductor device structures wherein a tunnel opens in the insulating layer between contact openings. The semiconductor substrate is covered with a first barrier metal layer. The semiconductor substrate is coated with a spin-on-glass layer wherein the contact openings and the tunnel are filled with the spin-on-glass. The spin-on-glass is anisotropically etched away whereby the spin-on-glass remains only within the tunnel. The semiconductor substrate is covered with a second barrier metal layer.Type: GrantFiled: December 16, 1996Date of Patent: December 16, 1997Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hon-Shung Lui, Ming-Chih Chung, Shun-Hsiang Chen